MT48LC4M32B2P
Abstract: MT48LC4M32B2TG-7 MT48LC4M32B2 128MbSDRAMx32
Text: 128Mb: x32 SDRAM Features Synchronous DRAM MT48LC4M32B2 – 1 Meg x 32 x 4 banks For the latest data sheet, please refer to the Micron Web site: www.micron.com/sdram Features Figure 1: • PC100 functionality • Fully synchronous; all signals registered on positive
|
Original
|
128Mb:
MT48LC4M32B2
PC100
096-cycle
09005aef80872800/Source:
09005aef80863355
128MbSDRAMx32
MT48LC4M32B2P
MT48LC4M32B2TG-7
MT48LC4M32B2
|
PDF
|
6 pin mini din
Abstract: MT48LC4M32B2P 3 pin mini mold transistor TSOP 86 Package MT48LC4M32B2F5 transistor marking CS COMMAND diode a7 m 208 b1 rele driver
Text: 128Mb: x32 SDRAM SYNCHRONOUS DRAM MT48LC4M32B2 - 1 MEG x 32 x 4 BANKS For the latest data sheet, please refer to the Micron Web site: www.micron.com/sdram Features Figure 1: Pin Assignment Top View 86-Pin TSOP • PC100 functionality • Fully synchronous; all signals registered on positive
|
Original
|
128Mb:
MT48LC4M32B2
86-Pin
PC100
096-cycle
09005aef80872800/Source:
09005aef80863355
128MbSDRAMx32
6 pin mini din
MT48LC4M32B2P
3 pin mini mold transistor
TSOP 86 Package
MT48LC4M32B2F5
transistor marking CS
COMMAND
diode a7
m 208 b1
rele driver
|
PDF
|
MT48LC4M32B2F5
Abstract: MT48LC4M32B2B5 MT48LC4M32B2P
Text: 128Mb: x32 SDRAM SYNCHRONOUS DRAM MT48LC4M32B2 - 1 MEG x 32 x 4 BANKS For the latest data sheet, please refer to the Micron Web site: www.micron.com/sdram Features Figure 1: Pin Assignment Top View 86-Pin TSOP • PC100 functionality • Fully synchronous; all signals registered on positive
|
Original
|
128Mb:
PC100
096-cycle
MT48LC4M32B2
86-Pin
09005aef80872800/Source:
09005aef80863355
128MbSDRAMx32
MT48LC4M32B2F5
MT48LC4M32B2B5
MT48LC4M32B2P
|
PDF
|
MT48LC4M32B2P
Abstract: marking 6a2 smd 6A 1176
Text: 128Mb: x32 SDRAM Features SDR SDRAM MT48LC4M32B2 – 1 Meg x 32 x 4 Banks Features Options Marking • Configuration – 4 Meg x 32 1 Meg x 32 x 4 banks • Package – OCPL1 – 86-pin TSOP II (400 mil) – 86-pin TSOP II (400 mil) Pb-free – 90-ball VFBGA (8mm x 13mm)
|
Original
|
128Mb:
MT48LC4M32B2
PC100-compliant
4096-cycle
09005aef80872800
MT48LC4M32B2P
marking 6a2 smd
6A 1176
|
PDF
|
MT48LC4M32B2P
Abstract: 128Mb MT48LC4M32B2TG MT48LC4M32B2 128MbSDRAMx32
Text: 128Mb: x32 SDRAM Features Synchronous DRAM MT48LC4M32B2 – 1 Meg x 32 x 4 banks For the latest data sheet, please refer to the Micron Web site: www.micron.com/sdram Features Table 1: • PC100 functionality • Fully synchronous; all signals registered on positive
|
Original
|
128Mb:
MT48LC4M32B2
PC100
096-cycle
09005aef80872800/Source:
09005aef80863355
128MbSDRAMx32
MT48LC4M32B2P
128Mb
MT48LC4M32B2TG
MT48LC4M32B2
|
PDF
|
MT48LC4M32B2P
Abstract: No abstract text available
Text: 128Mb: x32 SDRAM SYNCHRONOUS DRAM MT48LC4M32B2 - 1 MEG x 32 x 4 BANKS For the latest data sheet, please refer to the Micron Web site: www.micron.com/sdram Features Figure 1: Pin Assignment Top View 86-Pin TSOP • PC100 functionality • Fully synchronous; all signals registered on positive
|
Original
|
128Mb:
MT48LC4M32B2
86-Pin
PC100
096-cycle
09005aef80872800/Source:
09005aef80863355
128MbSDRAMx32
MT48LC4M32B2P
|
PDF
|
MT48LC4M32B2P
Abstract: No abstract text available
Text: 128Mb: x32 SDRAM Features SDR SDRAM MT48LC4M32B2 – 1 Meg x 32 x 4 Banks Features Options Marking • Configuration – 4 Meg x 32 1 Meg x 32 x 4 banks • Package – OCPL1 – 86-pin TSOP II (400 mil) – 86-pin TSOP II (400 mil) Pb-free – 90-ball VFBGA (8mm x 13mm)
|
Original
|
128Mb:
MT48LC4M32B2
PC100-compliant
4096-cycle
09005aef80872800
MT48LC4M32B2P
|
PDF
|
MT48LC4M32B2P
Abstract: No abstract text available
Text: 128Mb: x32 SDRAM Features Synchronous DRAM MT48LC4M32B2 – 1 Meg x 32 x 4 banks For the latest data sheet, please refer to the Micron Web site: www.micron.com/sdram Features Figure 1: • PC100 functionality • Fully synchronous; all signals registered on positive
|
Original
|
128Mb:
MT48LC4M32B2
PC100
096-cycle
09005aef80872800/Source:
09005aef80863355
128MbSDRAMx32
MT48LC4M32B2P
|
PDF
|
128MbSDRAMx32
Abstract: MT48LC4M32B2F5 MT48LC4M32B2P
Text: 128Mb: x32 SDRAM SYNCHRONOUS DRAM MT48LC4M32B2 - 1 MEG x 32 x 4 BANKS For the latest data sheet, please refer to the Micron Web site: www.micron.com/sdram Features Figure 1: Pin Assignment Top View 86-Pin TSOP • PC100 functionality • Fully synchronous; all signals registered on positive
|
Original
|
128Mb:
PC100
096-cycle
MT48LC4M32B2
86-Pin
09005aef80872800/Source:
09005aef80863355
128MbSDRAMx32
MT48LC4M32B2F5
MT48LC4M32B2P
|
PDF
|
MT48LC4M32B2P
Abstract: No abstract text available
Text: 128Mb: x32 SDRAM Features SDR SDRAM MT48LC4M32B2 – 1 Meg x 32 x 4 Banks Features Options Marking • Configuration – 4 Meg x 32 1 Meg x 32 x 4 banks • Package – OCPL1 – 86-pin TSOP II (400 mil) – 86-pin TSOP II (400 mil) Pb-free – 90-ball VFBGA (8mm x 13mm)
|
Original
|
128Mb:
MT48LC4M32B2
86-pin
90-ball
PC100-compliant
09005aef80872800
MT48LC4M32B2P
|
PDF
|
MT48LC4M32B2P
Abstract: x32SDR
Text: 128Mb: x32 SDRAM Features SDR SDRAM MT48LC4M32B2 – 1 Meg x 32 x 4 Banks Features Options Marking • Configuration – 4 Meg x 32 1 Meg x 32 x 4 banks • Package – OCPL1 – 86-pin TSOP II (400 mil) – 86-pin TSOP II (400 mil) Pb-free – 90-ball VFBGA (8mm x 13mm)
|
Original
|
128Mb:
MT48LC4M32B2
PC100-compliant
4096-cycle
09005aef80872800
MT48LC4M32B2P
x32SDR
|
PDF
|
MT48LC4M32B2P
Abstract: No abstract text available
Text: 128Mb: x32 SDRAM Features SDR SDRAM MT48LC4M32B2 – 1 Meg x 32 x 4 Banks Features Options Marking • Configuration – 4 Meg x 32 1 Meg x 32 x 4 banks • Package – OCPL1 – 86-pin TSOP II (400 mil) – 86-pin TSOP II (400 mil) Pb-free – 90-ball VFBGA (8mm x 13mm)
|
Original
|
128Mb:
MT48LC4M32B2
PC100-compliant
4096-cycle
09005aef80872800
MT48LC4M32B2P
|
PDF
|
MT48LC4M32B2P
Abstract: TP 472
Text: 128Mb: x32 SDRAM Features SDR SDRAM MT48LC4M32B2 – 1 Meg x 32 x 4 Banks Features Options Marking • Configuration – 4 Meg x 32 1 Meg x 32 x 4 banks • Package – OCPL1 – 86-pin TSOP II (400 mil) – 86-pin TSOP II (400 mil) Pb-free – 90-ball VFBGA (8mm x 13mm)
|
Original
|
128Mb:
MT48LC4M32B2
PC100-compliant
4096-cycle
09005aef80872800
MT48LC4M32B2P
TP 472
|
PDF
|
MT48LC4M32B2P
Abstract: x32SDR x32s
Text: 128Mb: x32 SDRAM Features SDR SDRAM MT48LC4M32B2 – 1 Meg x 32 x 4 Banks Features Options • PC100-compliant • Fully synchronous; all signals registered on positive edge of system clock • Internal pipelined operation; column address can be changed every clock cycle
|
Original
|
128Mb:
MT48LC4M32B2
PC100-compliant
4096-cycle
09005aef80872800
MT48LC4M32B2P
x32SDR
x32s
|
PDF
|