GSR-V
Abstract: DIP20 M5913 M5913B1
Text: M5913 COMBINED SINGLE CHIP PCM CODEC AND FILTER SYNCHRONOUS CLOCKS ONLY AT&T D3/D4 AND CCITT COMPATIBLE TWO TIMING MODES: FIXED DATA RATE MODE 1.536MHz, 1.544MHz, 2.048MHz VARIABLE DATA MODE: 64KHz - 4.096MHz PIN SELECTABLE µ-LAW OR A-LAW OPERATION NO EXTERNAL COMPONENTS FOR SAMPLE-AND-HOLD AND AUTO ZERO FUNCTIONS
|
Original
|
M5913
536MHz,
544MHz,
048MHz
64KHz
096MHz
M5913
M5913-Digital
M5913B1
GSR-V
DIP20
M5913B1
|
PDF
|
DIP20
Abstract: M5913 M5913B1
Text: M5913 COMBINED SINGLE CHIP PCM CODEC AND FILTER SYNCHRONOUS CLOCKS ONLY AT&T D3/D4 AND CCITT COMPATIBLE TWO TIMING MODES: FIXED DATA RATE MODE 1.536MHz, 1.544MHz, 2.048MHz VARIABLE DATA MODE: 64KHz - 4.096MHz PIN SELECTABLE µ-LAW OR A-LAW OPERATION NO EXTERNAL COMPONENTS FOR SAMPLE-AND-HOLD AND AUTO ZERO FUNCTIONS
|
Original
|
M5913
536MHz,
544MHz,
048MHz
64KHz
096MHz
M5913
M5913-Digital
M5913B1
DIP20
M5913B1
|
PDF
|
GSR-V
Abstract: Ringing Subscriber Line Interface Circuit NXP DIP20 M5913 M5913B1
Text: M5913 COMBINED SINGLE CHIP PCM CODEC AND FILTER SYNCHRONOUS CLOCKS ONLY AT&T D3/D4 AND CCITT COMPATIBLE TWO TIMING MODES: FIXED DATA RATE MODE 1.536MHz, 1.544MHz, 2.048MHz VARIABLE DATA MODE: 64KHz - 4.096MHz PIN SELECTABLE µ-LAW OR A-LAW OPERATION NO EXTERNAL COMPONENTS FOR SAMPLE-AND-HOLD AND AUTO ZERO FUNCTIONS
|
Original
|
M5913
536MHz,
544MHz,
048MHz
64KHz
096MHz
M5913
M5913-Digital
M5913B1
GSR-V
Ringing Subscriber Line Interface Circuit NXP
DIP20
M5913B1
|
PDF
|
TP3094
Abstract: TP3094V
Text: TP3094 COMBO Quad PCM Codec/Filter General Description Features • Handles four voice channels • Complete Codec and Filter system including: The TP3094 is a monolithic PCM Codec and Filter device implemented using a digital signal processing architecture. It provides four voice
|
Original
|
TP3094
TP3094V
|
PDF
|
JESD65
Abstract: NJU26904 NJU26904VC2 24I2S
Text: NJU26904 デジタルオーディオディレイ • 概要 ■外形 NJU26904はデジタルオーディオ用のディレイ専用ICです。内部にメモリを持ち6 チャンネル音声信号の出力時間に遅延を与えることができます。
|
Original
|
NJU26904
NJU26904IC6
NJU26904VC2
96kHz84msec(
42msec(
48kHz169msec(
85msec(
32kHz254msec(
127msec(
24I2S//,
JESD65
NJU26904
NJU26904VC2
24I2S
|
PDF
|
QFP48
Abstract: NJU26200 NJU26200FN2 NJU26200V NJU26201 NJU26249 SSOP44
Text: NJU26200 シリーズ NJU26200 シリーズハードウェア共通仕様書 概要 NJU26200 シリーズは24 ビット DSP コアのデジタル･オーディオ･ プロセッサです。この仕様書は、NJU26200 シリーズ ハードウェアの
|
Original
|
NJU26200
NJU26200
NJU26201
NJU26249
NJU26200FN2
NJU26200V
288MHz
24bit
QFP48
NJU26200FN2
NJU26200V
NJU26201
NJU26249
SSOP44
|
PDF
|
tp3094
Abstract: TP3094V V44A
Text: TP3094 COMBO Quad PCM Codec/Filter General Description Features • Handles four voice channels • Complete Codec and Filter system including: The TP3094 is a monolithic PCM Codec and Filter device implemented using a digital signal processing architecture. It provides four voice
|
Original
|
TP3094
TP3094V
V44A
|
PDF
|
coil low pass subwoofer circuit diagram
Abstract: 0X501H
Text: April 12, 2012 Stereo Class D Spatial Array General Description Features The LM48903 is a stereo Class D amplifier that utilizes TI’s proprietary spatial sound processor to create an enhanced sound stage for portable multimedia devices. The Class D output stages feature National’s edge rate control ERC
|
Original
|
LM48903
LM48903
NumberLM48903TL
coil low pass subwoofer circuit diagram
0X501H
|
PDF
|
STLC5411
Abstract: DIP28 PLCC44 ST5421 ST5451 STLC5411FN STLC5411P
Text: STLC5411 2B1Q U INTERFACE DEVICE GENERAL FEATURES SINGLE CHIP 2B1Q LINE CODE TRANSCEIVER SUITABLE FOR BOTH ISDN AND PAIR GAIN APPLICATIONS MEETS OR EXCEEDS ANSI U.S. AND ETSI EUROPEAN STANDARD SINGLE 5V SUPPLY DIP28 AND PLCC44 PACKAGE HCMOS3A SGS-THOMSON ADVANCED
|
Original
|
STLC5411
DIP28
PLCC44
PLCC44
18KFT
26AWG/24AWG
STLC5411FN
STLC5411
ST5421
ST5451
STLC5411FN
STLC5411P
|
PDF
|
IDT821064
Abstract: IDT821064-XQ
Text: IDT821064 Programmable Quad PCM CODEC Preliminary Data Sheet, March 2001 Ver 1.0 File No. IDT821064DS(L)
|
Original
|
IDT821064
IDT821064DS
IDT821064-XQ
Page-43
Page-44
IDT821064
|
PDF
|
IDT821054
Abstract: IDT821054-XQ
Text: IDT821054 Programmable Quad PCM CODEC Preliminary Data Sheet, March 2001 Ver 1.0 File No. IDT821054DS(L)
|
Original
|
IDT821054
IDT821054DS
Page-42
IDT821054
IDT821054-XQ
|
PDF
|
Untitled
Abstract: No abstract text available
Text: XRT8001 WAN Clock for T1 and E1 Systems October 2001-1 GENERAL DESCRIPTION • Generates Output Clock Frequencies Ranging The XRT8001 WAN Clock is a dual-phase-locked loop chip that generates two very low jitter output clock signals that can be used for synchronization clocks in
|
Original
|
XRT8001
XRT8001
56kHz,
64kHz
54MHz
048MHz
|
PDF
|
microcontroller based caller id by using 8051
Abstract: sound activated based lcd message display 8051 0038a 8088 memory interface SRAM ECHO canceller IC ED11 ED12 ED13 MX93002 MX93032
Text: MX93032 APPLICATION NOTE [M1 VERSION] 1.0 GENERAL DESCRIPTIONS echo cancellation and acoustical echo cancellation, etc. • The MX93032-M1 has built-in DSP mode and MCU mode. In DSP mode, users do not need external microprocessors and can effectively reduce the overall
|
Original
|
MX93032
MX93032-M1
PM0689
microcontroller based caller id by using 8051
sound activated based lcd message display 8051
0038a
8088 memory interface SRAM
ECHO canceller IC
ED11
ED12
ED13
MX93002
MX93032
|
PDF
|
v 12276
Abstract: KS8620 KS8620D KS8620N BCK 2501
Text: 1 Chip CODEC for Digital Answering phone KS8620 INTRODUCTION 16-DIP-300 The KS8620 consists of on-chip PCM encoders, decoders PCM CODECs and PCM line filter. This device provide all the functions required to interface a fullduplex voice telephone circuit, digital answering phone.
|
Original
|
KS8620
16-DIP-300
KS8620
16-SOP-BD300
-21dBm0,
300Hz
3400Hz
v 12276
KS8620D
KS8620N
BCK 2501
|
PDF
|
|
|
QFP48 package
Abstract: QFP48 NJU26201 NJU26249 SSOP44 NJU26200 NJU26200FR3 NJU26200V no17p
Text: NJU26200 Series NJU26200 Series Hardware Specification • General Description ■Package This document describes the NJU26200 Series common hardware specifications. This document is applied to the NJU26201 up to the NJU26249. The individual function is described in the each data sheet. Please refer to the
|
Original
|
NJU26200
NJU26201
NJU26249.
NJU26200FR3
NJU26200V
24bit
288MHz
24bit,
QFP48 package
QFP48
NJU26249
SSOP44
NJU26200FR3
NJU26200V
no17p
|
PDF
|
Untitled
Abstract: No abstract text available
Text: EVALUATION KIT AVAILABLE MAX98091 Ultra-Low Power Stereo Audio Codec General Description The MAX98091 is a fully integrated audio codec whose high-performance, ultra-low power consumption and small footprint make it ideal for portable applications. The device features a highly flexible input scheme with
|
Original
|
MAX98091
MAX98091
10MHz
60MHz.
|
PDF
|
advantages of digital pulse counter
Abstract: synthesizer 144mhz XC4000 XC4003 XC4085XL Direct Digital Frequency Synthesizer
Text: FPGA APPLICATIONS Frequency Synthesis FPGAs can simplify frequency synthesis without adding complexity, quite often improving performance. Here are some useful techniques. by Austin Lesea, Principal Engineer, Xilinx, [email protected] F requency synthesis is often used in digital designs, and
|
Original
|
536MHz
384MHz
144MHz
advantages of digital pulse counter
synthesizer 144mhz
XC4000
XC4003
XC4085XL
Direct Digital Frequency Synthesizer
|
PDF
|
Untitled
Abstract: No abstract text available
Text: /= T * 7 # . S G S -T H O M S O N M5913 COMBINED SINGLE CHIP PCM CODEC AND FILTER • SYN CHRO N O US C LO C K S ONLY ■ AT&T D3/D4 AND C C IT T CO M PATIBLE ■ TW O TIMING M ODES: FIX ED DATA R A TE MODE 1.536MHz, 1.544MHz, 2.048MHz V A R IA B LE DATA MODE: 64KHz - 4.096MHz
|
OCR Scan
|
M5913
536MHz,
544MHz,
048MHz
64KHz
096MHz
M5913
00b3547
|
PDF
|
KM-59-13
Abstract: TS encoder 1SS150
Text: r= J ^ 7/, SG S -T H O M S O N KÆD [E] [i[L[l©Tr^ 2 R!lD©i M 5913 COMBINED SINGLE CHIP PCM CODEC AND FILTER • SYNCHRONOUS CLOCKS ONLY ■ AT&T D3/D4 AND CCITT COMPATIBLE . TW O TIMING MODES: FIXED DATA RATE MODE 1.536MHz, 1.544MHz, 2.048MHz VARIABLE DATA MODE: 64KHz - 4.096MHz
|
OCR Scan
|
536MHz,
544MHz,
048MHz
64KHz
096MHz
M5913
KM-59-13
TS encoder
1SS150
|
PDF
|
H1041
Abstract: TQFP64 package
Text: Product Brochure for INTC-Q 11/97 Intelligent Network Termination Controller PEB/PEF 8191 The Intelligent Network Termination Controller INTC-Q is a one-chip NT for the ISDN. The INTC-Q is used for Intelligent NTs, NT 1s and U- or S-terminals as well as terminal adaptors (TA). The INTC-Q provides the 2B1Q-U-interface
|
OCR Scan
|
PEF8191
ST/LAA/ELR/DNP/822
8191-8P
8191-16P
8191-CS
8191-SS
8191-SR
8191-PB
8191-RB
536MHz,
H1041
TQFP64 package
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SIEMENS IS D N S u b s c rib e r A c c e s s C o n tro lle r fo r U pn-In te rfa c e T e rm in a ls S m a rtL in k -P PSB 2197 Preliminary Data 1 CMOS 1C Features • Cost/performance-optimized Upn-interface transceiver, compatible to PEB 2096 OCTAT-P and
|
OCR Scan
|
P-DSO-28-1
|
PDF
|
Untitled
Abstract: No abstract text available
Text: *4^, M icro L in e a r ML2020 Telephone Line Equalizer GENERAL DESCRIPTION FEATURES The ML2020 is a monolithic analog line equalizer for telephone applications. The ML2020 consists of a switched capacitor filter that realizes a family of frequency response
|
OCR Scan
|
ML2020
ML2020
MU004
M12020
ML2004
|
PDF
|
CD4046 tone decoder
Abstract: ST811 PLL CD4046 application CD4046 pll application note CD4046 vco rotary binary coder S3507 S35061 S-350-7
Text: MAM I S3506I/S35071/S3507AI Industrial Temperature — is t a n d a r d p r o d u c t s CMOS Single Chip ¡¿-Law/ A-Law Synchronous Combo Codecs With Filters Features February 1993 • Encoder has Dual-Speed Auto-Zero Loop for Fast Acquisition on Power-up
|
OCR Scan
|
S3506I/S3507I/S3507AI
256kHz
64kHz
CD4046 tone decoder
ST811
PLL CD4046 application
CD4046 pll application note
CD4046 vco
rotary binary coder
S3507
S35061
S-350-7
|
PDF
|
Untitled
Abstract: No abstract text available
Text: FINAL a Am79C30A/32A Advanced Micro Devices Digital Subscriber Controller DSC™ Circuit DISTINCTIVE CHARACTERISTICS • Combines CCITT 1.430 S/T-lnterface Transceiv er, D-Channel LAPD Processor, Audio Proces sor (DSC device only), and IOM-2 Interface in a
|
OCR Scan
|
Am79C30A/32A
16-byte
Am79C30A
|
PDF
|
