Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    10 GBPS ETHERNET PHY Search Results

    10 GBPS ETHERNET PHY Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    SF-NDCCGF28GB-000.5M Amphenol Cables on Demand Amphenol SF-NDCCGF28GB-000.5M 0.5m SFP28 Cable - Amphenol 25-Gigabit Ethernet SFP28 Direct Attach Copper Cable (1.6 ft) Datasheet
    SF-NDCCGF28GB-001M Amphenol Cables on Demand Amphenol SF-NDCCGF28GB-001M 1m SFP28 Cable - Amphenol 25-Gigabit Ethernet SFP28 Direct Attach Copper Cable (3.3 ft) Datasheet
    SF-NDCCGF28GB-002M Amphenol Cables on Demand Amphenol SF-NDCCGF28GB-002M 2m SFP28 Cable - Amphenol 25-Gigabit Ethernet SFP28 Direct Attach Copper Cable (6.6 ft) Datasheet
    SF-NDCCGF28GB-003M Amphenol Cables on Demand Amphenol SF-NDCCGF28GB-003M 3m SFP28 Cable - Amphenol 25-Gigabit Ethernet SFP28 Direct Attach Copper Cable (9.8 ft) Datasheet
    SF-100GLB0W00-3DB Amphenol Cables on Demand Amphenol SF-100GLB0W00-3DB QSFP 100G Loopback Adapter Module for QSFP28 Port Testing - 3dB Attenuation & 0W Power Consumption [100-Gigabit Ethernet Ready] Datasheet

    10 GBPS ETHERNET PHY Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    J6758A-10LR

    Abstract: J6872A 10GBASE-LR J6758A J6758A-1TX 1000BASE-LX 1000BASE-SX SFP10
    Text: Agilent Technologies J6872A 10 Gigabit/Gigabit Ethernet Interface Data Sheet Technology to quickly identify and solve problems in today’s complex networks The J6872A 10 Gbps/Gbps Ethernet Interface Introduction The Agilent 10 Gbps/Gbps Ethernet Interface provides advanced Ethernet packet


    Original     		PDF J6872A 5990-4550EN J6758A-10LR 10GBASE-LR J6758A J6758A-1TX 1000BASE-LX 1000BASE-SX SFP10

    hsmc to cx4 card

    Abstract: "dip Switch on on" altera jtag ethernet CX4 cable cx4 loopback connector hsmc connector
    Text: AN 588: 10-Gbps Ethernet Hardware Demonstration Reference Designs AN-588-1.1 December 2009 The reference designs demonstrate wire-speed operation of the Altera 10-Gbps Ethernet 10GbE reference design component described in AN516: 10-Gbps Ethernet Reference Design;


    Original     		PDF 10-Gbps AN-588-1 10GbE) AN516: 10GbE hsmc to cx4 card "dip Switch on on" altera jtag ethernet CX4 cable cx4 loopback connector hsmc connector

    MDIO clause 45

    Abstract: MDIO clause 22 verilog code for mdio protocol vhdl code SECDED avalon mdio register RTL code for ethernet TB D83 diode IEEE803 10 gbps transceiver testbench of an ethernet transmitter in verilog
    Text: 10-Gbps Ethernet Reference Design User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com IP Core Version: Document Date: 10.0 July 2010 i–2 July 2010 UG-01076-2.0 Altera Corporation 10-Gbps Ethernet Reference Design User Guide 1. 10-Gbps Ethernet IP Datasheet


    Original     		PDF 10-Gbps UG-01076-2 MDIO clause 45 MDIO clause 22 verilog code for mdio protocol vhdl code SECDED avalon mdio register RTL code for ethernet TB D83 diode IEEE803 10 gbps transceiver testbench of an ethernet transmitter in verilog

    TLK3114SA

    Abstract: DLKPC192S P802 RD10 RD11 64B66B
    Text: DLKPC192S 10ĆGbps ETHERNET LAN PHYSICAL CODING SUBLAYER PCS WITH SSTL XGMII INTERFACE SLLS536 − AUGUST 2002 D 10-Gbps Ethernet LAN PCS With 64b/66b D D ENDEC 10-Gbps Media-Independent Interface (XGMII) Using 2.5-V SSTL Class 2 Technology 10-Gbps 16-Bit Interface (XSBI) Using LVDS


    Original     		PDF DLKPC192S 10Gbps SLLS536 10-Gbps 64b/66b 16-Bit 289-Ball DLKPC192S TLK3114SA P802 RD10 RD11 64B66B

    TLK3114SA

    Abstract: No abstract text available
    Text: DLKPC192S 10ĆGbps ETHERNET LAN PHYSICAL CODING SUBLAYER PCS WITH SSTL XGMII INTERFACE SLLS536 – AUGUST 2002 D 10-Gbps Ethernet LAN PCS With 64b/66b D D ENDEC 10-Gbps Media-Independent Interface (XGMII) Using 2.5-V SSTL Class 2 Technology 10-Gbps 16-Bit Interface (XSBI) Using LVDS


    Original     		PDF DLKPC192S 10Gbps SLLS536 10-Gbps 64b/66b 16-Bit 289-Ball TLK3114SA

    TLK3114SA

    Abstract: No abstract text available
    Text: DLKPC192S 10ĆGbps ETHERNET LAN PHYSICAL CODING SUBLAYER PCS WITH SSTL XGMII INTERFACE SLLS536 − AUGUST 2002 D 10-Gbps Ethernet LAN PCS With 64b/66b D D ENDEC 10-Gbps Media-Independent Interface (XGMII) Using 2.5-V SSTL Class 2 Technology 10-Gbps 16-Bit Interface (XSBI) Using LVDS


    Original     		PDF DLKPC192S 10Gbps SLLS536 10-Gbps 64b/66b 16-Bit 289-Ball TLK3114SA

    TLK3114SA

    Abstract: No abstract text available
    Text: DLKPC192S 10ĆGbps ETHERNET LAN PHYSICAL CODING SUBLAYER PCS WITH SSTL XGMII INTERFACE SLLS536 − AUGUST 2002 D 10-Gbps Ethernet LAN PCS With 64b/66b D D ENDEC 10-Gbps Media-Independent Interface (XGMII) Using 2.5-V SSTL Class 2 Technology 10-Gbps 16-Bit Interface (XSBI) Using LVDS


    Original     		PDF DLKPC192S 10Gbps SLLS536 10-Gbps 64b/66b 16-Bit 289-Ball TLK3114SA

    TLK3114SA

    Abstract: DLKPC192S P802 RD10 RD11
    Text: DLKPC192S 10ĆGbps ETHERNET LAN PHYSICAL CODING SUBLAYER PCS WITH SSTL XGMII INTERFACE SLLS536 – AUGUST 2002 D 10-Gbps Ethernet LAN PCS With 64b/66b D D ENDEC 10-Gbps Media-Independent Interface (XGMII) Using 2.5-V SSTL Class 2 Technology 10-Gbps 16-Bit Interface (XSBI) Using LVDS


    Original     		PDF DLKPC192S 10Gbps SLLS536 10-Gbps 64b/66b 16-Bit 289-Ball DLKPC192S TLK3114SA P802 RD10 RD11

    marking code 66B

    Abstract: MARKING 66b TLK3114SA MARKING 66b texas MARKING CODE AKR
    Text: DLKPC192S 10ĆGbps ETHERNET LAN PHYSICAL CODING SUBLAYER PCS WITH SSTL XGMII INTERFACE SLLS536 – AUGUST 2002 D 10-Gbps Ethernet LAN PCS With 64b/66b D D ENDEC 10-Gbps Media-Independent Interface (XGMII) Using 2.5-V SSTL Class 2 Technology 10-Gbps 16-Bit Interface (XSBI) Using LVDS


    Original     		PDF DLKPC192S 10Gbps SLLS536 10-Gbps 64b/66b 16-Bit 289-Ball marking code 66B MARKING 66b TLK3114SA MARKING 66b texas MARKING CODE AKR

    TLK3114SA

    Abstract: No abstract text available
    Text: DLKPC192S 10ĆGbps ETHERNET LAN PHYSICAL CODING SUBLAYER PCS WITH SSTL XGMII INTERFACE SLLS536 – AUGUST 2002 D 10-Gbps Ethernet LAN PCS With 64b/66b D D ENDEC 10-Gbps Media-Independent Interface (XGMII) Using 2.5-V SSTL Class 2 Technology 10-Gbps 16-Bit Interface (XSBI) Using LVDS


    Original     		PDF DLKPC192S 10Gbps SLLS536 10-Gbps 64b/66b 16-Bit 289-Ball TLK3114SA

    TLK3114SA

    Abstract: 802.3ae MDIO
    Text: DLKPC192S 10ĆGbps ETHERNET LAN PHYSICAL CODING SUBLAYER PCS WITH SSTL XGMII INTERFACE SLLS536 − AUGUST 2002 D 10-Gbps Ethernet LAN PCS With 64b/66b D D ENDEC 10-Gbps Media-Independent Interface (XGMII) Using 2.5-V SSTL Class 2 Technology 10-Gbps 16-Bit Interface (XSBI) Using LVDS


    Original     		PDF DLKPC192S 10Gbps SLLS536 10-Gbps 64b/66b 16-Bit 289-Ball TLK3114SA 802.3ae MDIO

    TLK3114SA

    Abstract: No abstract text available
    Text: DLKPC192S 10ĆGbps ETHERNET LAN PHYSICAL CODING SUBLAYER PCS WITH SSTL XGMII INTERFACE SLLS536 − AUGUST 2002 D 10-Gbps Ethernet LAN PCS With 64b/66b D D ENDEC 10-Gbps Media-Independent Interface (XGMII) Using 2.5-V SSTL Class 2 Technology 10-Gbps 16-Bit Interface (XSBI) Using LVDS


    Original     		PDF DLKPC192S SLLS536 10-Gbps 64b/66b 16-Bit 289-Ball DLKPC192S TLK3114SA

    TLK3114SA

    Abstract: No abstract text available
    Text: DLKPC192S 10ĆGbps ETHERNET LAN PHYSICAL CODING SUBLAYER PCS WITH SSTL XGMII INTERFACE SLLS536 – AUGUST 2002 D 10-Gbps Ethernet LAN PCS With 64b/66b D D ENDEC 10-Gbps Media-Independent Interface (XGMII) Using 2.5-V SSTL Class 2 Technology 10-Gbps 16-Bit Interface (XSBI) Using LVDS


    Original     		PDF DLKPC192S 10Gbps SLLS536 10-Gbps 64b/66b 16-Bit 289-Ball TLK3114SA

    TLK3114SA

    Abstract: No abstract text available
    Text: DLKPC192S 10ĆGbps ETHERNET LAN PHYSICAL CODING SUBLAYER PCS WITH SSTL XGMII INTERFACE SLLS536 − AUGUST 2002 D 10-Gbps Ethernet LAN PCS With 64b/66b D D ENDEC 10-Gbps Media-Independent Interface (XGMII) Using 2.5-V SSTL Class 2 Technology 10-Gbps 16-Bit Interface (XSBI) Using LVDS


    Original     		PDF DLKPC192S 10Gbps SLLS536 10-Gbps 64b/66b 16-Bit 289-Ball TLK3114SA

    Rapid Technology Interfaces

    Abstract: No abstract text available
    Text: ETHERNET PRODUCTS VSC7306-01, 02 24-Port 10/100/1000 and 2-Port 10 Gbps or 12 Gbps Wire-Speed Stackable Layer-2 Ethernet Switch BLOCK DIAGRAM: F E AT U R E S : BENEFITS: 424 x 1 Gigabit ports and 2 x 10 Gigabit Ethernet ports with non-blocking wire-speed performance


    Original     		PDF VSC7306-01, 24-Port Rapid Technology Interfaces

    H948

    Abstract: ethernet mac fpga frame by vhdl examples 10 Gbps phy ALTERA PART MARKING ethernet mac chip testbench of an ethernet transmitter in verilog AN320 CRC-32 M20K
    Text: 10-Gbps Ethernet MAC MegaCore Function User Guide 10-Gbps Ethernet MAC MegaCore Function User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com UG-01083-1.1 Document last updated for Altera Complete Design Suite version: Document publication date:


    Original     		PDF 10-Gbps UG-01083-1 H948 ethernet mac fpga frame by vhdl examples 10 Gbps phy ALTERA PART MARKING ethernet mac chip testbench of an ethernet transmitter in verilog AN320 CRC-32 M20K

    Untitled

    Abstract: No abstract text available
    Text: 10-Gbps Ethernet MAC MegaCore Function User Guide 10-Gbps Ethernet MAC MegaCore Function User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com UG-01083-3.2.1 Document last updated for Altera Complete Design Suite version: Document publication date:


    Original     		PDF 10-Gbps UG-01083-3

    MDIO clause 45

    Abstract: MDIO clause 22 verilog code for 10 gb ethernet testbench of an ethernet transmitter in verilog 10 Gbps ethernet phy verilog code CRC generated ethernet packet avalon mm vhdl fpga vhdl code for crc-32 clause 22 phy registers EP2SGX30DF780C3
    Text: 10-Gbps Ethernet Reference Design AN-516-2.3 November 2009 Release Information Table 1 provides information about this release of the Altera 10-Gbps Ethernet reference design. Table 1. Release Information Item Description Version 9.1 Ordering Code IP-10GETHERNET


    Original     		PDF 10-Gbps AN-516-2 IP-10GETHERNET MDIO clause 45 MDIO clause 22 verilog code for 10 gb ethernet testbench of an ethernet transmitter in verilog 10 Gbps ethernet phy verilog code CRC generated ethernet packet avalon mm vhdl fpga vhdl code for crc-32 clause 22 phy registers EP2SGX30DF780C3

    VSC73

    Abstract: VITESSE vlan IQ-220 1000 Ethernet switch
    Text: ETHERNET PRODUCTS VSC7310-01, 02 24-Port 10/100/1000 and 2-Port 10 Gbps or 12 Gbps Wire-Speed Stackable Layer-2/Layer-3 Ethernet Switch BLOCK DIAGRAM: F E AT U R E S : BENEFITS: 4 24 x 1 Gigabit ports and 2 x 10 Gigabit Ethernet ports with non-blocking wire-speed performance


    Original     		PDF VSC7310-01, 24-Port VSC73 VITESSE vlan IQ-220 1000 Ethernet switch

    StrataXGS

    Abstract: BCM5675 broadcom switch ethernet "on-chip packet buffer" BCM56301 BCM56501 BCM5676 BCM5836P
    Text: BCM56301 FOUR 10-GIGABIT ETHERNET/HIGIG+ PORTS SUMMARY OF BENEFITS FEATURES • Fifth generation of StrataSwitch® and StrataXGS® product line • High value 10-Gigabit Ethernet 10-GbE product line, pincompatible to feature GbE BCM56501 • Four 12-Gbps or 10-Gbps HiGig+™ port uplink interfaces


    Original     		PDF BCM56301 10-GIGABIT 10-GbE) BCM56501 12-Gbps 10-Gbps 10-GbE BCM56301 56301-PB02-R StrataXGS BCM5675 broadcom switch ethernet "on-chip packet buffer" BCM56501 BCM5676 BCM5836P

    DS201

    Abstract: 10Gigabit Ethernet PHY vhdl code for ethernet mac spartan 3 VIRTEX-5 DDR PHY xilinx logicore fifo generator 6.2 vhdl code for ethernet csma cd MAC layer sequence number vhdl code for mac transmitter Xilinx ISE Design Suite 9.2i xilinx fifo 9.3
    Text: 10-Gigabit Ethernet MAC v9.3 DS201 September 16, 2009 Product Specification Introduction LogiCORE IP Facts The LogiCORE IP 10-Gigabit Ethernet MAC core is a single-speed, full-duplex 10 Gbps Ethernet Media Access Controller MAC solution enabling the design


    Original     		PDF 10-Gigabit DS201 10Gigabit Ethernet PHY vhdl code for ethernet mac spartan 3 VIRTEX-5 DDR PHY xilinx logicore fifo generator 6.2 vhdl code for ethernet csma cd MAC layer sequence number vhdl code for mac transmitter Xilinx ISE Design Suite 9.2i xilinx fifo 9.3

    BCM95695R24X2S

    Abstract: higig2 BCM5697 higig protocol overview BCM5692 BCM5464R BCM5674 BCM5675 BCM8704 5-36GB
    Text: BCM5697 12-PORT GIGABIT ETHERNET STACKABLE LAYER 2+ SWITCH SUMMARY OF BENEFITS FEATURES • 12 10/100/1000-Mbps Ethernet ports with copper or fibre • Enables modular, scalable, and high-performance GbE switch connectivity • HiGig+ stacking port that runs at 10-Gbps or 12-Gbps


    Original     		PDF BCM5697 12-PORT 10/100/1000-Mbps 10-Gbps 12-Gbps BCM5697 BCM95695R24X2S 5697-PB00-R higig2 higig protocol overview BCM5692 BCM5464R BCM5674 BCM5675 BCM8704 5-36GB

    vhdl code for ethernet csma cd

    Abstract: vhdl code for mac transmitter Ethernet-MAC VIRTEX-5 DDR PHY xilinx logicore fifo generator 6.2 MAC layer sequence number 10Gigabit Ethernet PHY Xilinx ISE Design Suite 9.2i DS201 vhdl code for ethernet mac spartan 3
    Text: 10-Gigabit Ethernet MAC v9.2 DS201 June 24, 2009 Product Specification Introduction LogiCORE IP Facts The LogiCORE IP 10-Gigabit Ethernet MAC core is a single-speed, full-duplex 10 Gbps Ethernet Media Access Controller MAC solution enabling the design


    Original     		PDF 10-Gigabit DS201 vhdl code for ethernet csma cd vhdl code for mac transmitter Ethernet-MAC VIRTEX-5 DDR PHY xilinx logicore fifo generator 6.2 MAC layer sequence number 10Gigabit Ethernet PHY Xilinx ISE Design Suite 9.2i vhdl code for ethernet mac spartan 3

    BCM5464

    Abstract: BCM5673 BCM5675 BCM5690 BCM5695 BCM8703 higig protocol overview broadcom switch ethernet "on-chip packet buffer"
    Text: BCM5695 MULTILAYER 12-PORT GIGABIT ETHERNET STACKABLE SWITCH SUMMARY OF BENEFITS FEATURES • 12 10/100/1000-Mbps Ethernet ports with copper or fibre • Enables modular, scalable, and high-performance GbE switch connectivity • HiGig+ stacking port that runs at 10-Gbps or 12-Gbps speeds


    Original     		PDF BCM5695 12-PORT 10/100/1000-Mbps 10-Gbps 12-Gbps BCM5695 BCM95695R24S 5695-PB00-R BCM5464 BCM5673 BCM5675 BCM5690 BCM8703 higig protocol overview broadcom switch ethernet "on-chip packet buffer"