Untitled
Abstract: No abstract text available
Text: AT28LV256 Features • • • • • • • • • • Fast Read Access Time - 200 ns Automatic Page Write Operation Internal Address and Data Latches for 64 Bytes Internal Control Timer Fast Write Cycle Times Page Write Cycle Time: 10 ms maximum 1 to 64 Byte Page Write Operation
|
OCR Scan
|
AT28LV256
AT28LV256-20JC
AT28LV256-20PC
AT28LV256-20SC
AT28LV256-20TC
AT28LV256-25JI
AT28LV256-25PI
AT28LV256-25SI
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Features Low Voltage and Standard Voltage Operation 5.0 Vcc = 4.5 V to 5.5 V 3.0 (Vcc = 2.7 V to 5.5 V) 2.5 (Vcc = 2.5 V to 5.5 V) 1.8 (Vcc = 1.8 V to 5.5 V) Internally Organized 4096 x 8, 8192 x 8 Two-Wire Serial Interface Bidirectional Data Transfer Protocol
|
OCR Scan
|
32-byte
14-Pin
AT24C32/64
0336B-11/94/2
|
PDF
|
AT27C040
Abstract: AT27C040-15DC 1N914 27C040 AT27C040-80DC AT-27C040 AT27C040-80LC
Text: AT27C040 Features • • • • • • • • • • Fast Read Access Time - 80 ns Low Power CMOS Operation 100 nA max. Standby 25 mA max. Active at 5 MHz Wide Selection of JEDEC Standard Packages 32-Lead 600-mil PDIP and Cerdip 32-Pad PLCC and LCC 32-Lead 450-mil SOIC SOP
|
OCR Scan
|
AT27C040
32-Lead
600-mil
32-Pad
450-mil
AT27C040-20DM
AT27C040-20LM
AT27C040-15DC
1N914
27C040
AT27C040-80DC
AT-27C040
AT27C040-80LC
|
PDF
|
80486 interface with keyboard
Abstract: m027 80486 m029 laptop motherboard block diagram AT40493 8042 Keyboard Controller M010 RAM Cache control logic burst controller coprocessor
Text: AT40493/392 Features • Two-Chip PC/AT Compatible Chip Set «or 80486 Based Systems Operating up to 50 MHz AT40493 System and Cache Controller AT40392 Data Buffer Controller Two 160-Pln Quad Flatpacks On-Chip Support for Direct-Mapped Write-Back Cache 0 Wait State Cache Read Hit and Programmable 0/1 Walt State
|
OCR Scan
|
AT40493/392
AT40493
AT40392
160-Pin
000572b
AT40493-25
AT40392-25
AT40493-33
80486 interface with keyboard
m027
80486
m029
laptop motherboard block diagram
8042 Keyboard Controller
M010
RAM Cache control logic
burst controller coprocessor
|
PDF
|
Untitled
Abstract: No abstract text available
Text: AT29LV040A Features • • • • • • • • • • • • • Single Voltage, Range 3V to 3.6V Supply 3-Volt-Only Read and Write Operation Software Protected Programming Fast Read Access Time - 200 ns Low Power Dissipation 15 mA Active Current 20 |iA CMOS Standby Current
|
OCR Scan
|
AT29LV040A
256-Bytes
1G74177
DG1G312
AT29LV040A-20TC
AT29LV040A-20TI
AT29LV040A-25TC
AT29LV040A-25TI
1D74177
|
PDF
|
Atmel 122
Abstract: 27256a atmel 27256-20
Text: AT ME L CORPTfl D eT § 107 4177 O D O O O D 1 □ J ~ 1074177 ATMEL CORP sJJjliViTiBlll •;_ _ 78C ooool "‘ d T • Fast Read Access Time - 150ns • 5V ± 10% supply • High Reliability • Low Power 100mA max. Active 40mA max. Standby • Fast Programming - 4ms/byte typ.
|
OCR Scan
|
150ns
100mA
150ns,
Atmel 122
27256a
atmel 27256-20
|
PDF
|
Untitled
Abstract: No abstract text available
Text: AT27BV040 Features • • • • • • • • • • Fast Read Access Time -120 ns Dual Voltage Range Operation Unregulated Battery Power Supply Range, 2.7V to 3.6V or Standard 5V ± 10% Supply Range Compatible with JEDEC Standard AT27C040 Low Power CMOS Operation
|
OCR Scan
|
AT27BV040
AT27C040
32-Lead
1D7H177
0D10054
AT27BV040-12JC
AT27BV040-12TC
|
PDF
|
Untitled
Abstract: No abstract text available
Text: AT89C52 Features • • • • • • • • • • Compatible with MCS-51 Products 8 Kbytes of In-System Reprogrammable Flash Memory Endurance: 1,000 Write/Erase Cycles Fully Static Operation: 0 Hz to 24 MHz Three-Level Program Memory Lock 256 x 8-Bit Internal RAM
|
OCR Scan
|
AT89C52
MCS-51â
16-Bit
AT89C52
80C51
|
PDF
|