Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    1M X 16-BIT X 4 BANKS SYNCHRONOUS DRAM Search Results

    1M X 16-BIT X 4 BANKS SYNCHRONOUS DRAM Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    CS-USB2AMBMMC-001 Amphenol Cables on Demand Amphenol CS-USB2AMBMMC-001 Amphenol USB 2.0 High Speed Certified [480 Mbps] USB Type A to Micro B Cable - USB 2.0 Type A Male to Micro B Male [Android Sync + 28 AWG Fast Charge Ready] 1m (3.3') Datasheet
    CS-USB3IN1WHT-000 Amphenol Cables on Demand Amphenol CS-USB3IN1WHT-000 3-in-1 USB 2.0 Universal Apple/Android Charge & Sync Cable Adapter - USB Type A Male In - Apple Lightning (8-Pin) / Apple 30-Pin / USB Micro-B (Android) Male Out - White Datasheet
    CS-USB2AMBMMC-002 Amphenol Cables on Demand Amphenol CS-USB2AMBMMC-002 Amphenol USB 2.0 High Speed Certified [480 Mbps] USB Type A to Micro B Cable - USB 2.0 Type A Male to Micro B Male [Android Sync + 28 AWG Fast Charge Ready] 2m (6.6') Datasheet
    54S163J/B Rochester Electronics LLC 54S163 - Synchronous 4-Bit Counters Visit Rochester Electronics LLC Buy
    74167N Rochester Electronics LLC 74167 - Sync Decade Rate Multipliers Visit Rochester Electronics LLC Buy

    1M X 16-BIT X 4 BANKS SYNCHRONOUS DRAM Datasheets Context Search

    Catalog Datasheet Type Document Tags PDF

    A43L2616A

    Abstract: No abstract text available
    Text: A43L2616A Preliminary 1M X 16 Bit X 4 Banks Synchronous DRAM Document Title 1M X 16 Bit X 4 Banks Synchronous DRAM Revision History Rev. No. 0.0 PRELIMINARY History Issue Date Remark Initial issue November 30, 2004 Preliminary November, 2004, Version 0.0


    Original     		A43L2616A A43L2616A PDF

    A43P26161

    Abstract: A43P26161V
    Text: A43P26161 Preliminary 1M X 16 Bit X 4 Banks Low Power Synchronous DRAM Document Title 1M X 16 Bit X 4 Banks Low Power Synchronous DRAM Revision History History Issue Date Remark 0.0 Initial issue September 13, 2004 Preliminary 1.0 Modify to 133MHz & 105MHz


    Original     		A43P26161 133MHz 105MHz A43P26161 A43P26161V PDF

    Untitled

    Abstract: No abstract text available
    Text: A43E26161 1M X 16 Bit X 4 Banks Low Power Synchronous DRAM Document Title 1M X 16 Bit X 4 Banks Low Power Synchronous DRAM Revision History History Issue Date Remark 0.0 Initial issue September 13, 2004 Preliminary 1.0 Final version release December 15, 2004


    Original     		A43E26161 133MHz 133MHz 135MHz PDF

    Untitled

    Abstract: No abstract text available
    Text: A43P26161 Preliminary 1M X 16 Bit X 4 Banks Low Power Synchronous DRAM Document Title 1M X 16 Bit X 4 Banks Low Power Synchronous DRAM Revision History History Issue Date Remark 0.0 Initial issue September 13, 2004 Preliminary 1.0 Modify to 133MHz & 105MHz


    Original     		A43P26161 133MHz 105MHz PDF

    Untitled

    Abstract: No abstract text available
    Text: A43E26161 1M X 16 Bit X 4 Banks Low Power Synchronous DRAM Document Title 1M X 16 Bit X 4 Banks Low Power Synchronous DRAM Revision History History Issue Date Remark 0.0 Initial issue September 13, 2004 Preliminary 1.0 Final version release December 15, 2004


    Original     		A43E26161 133MHz 133MHz 135MHz PDF

    CKE 2009

    Abstract: A43E26161
    Text: A43E26161 1M X 16 Bit X 4 Banks Low Power Synchronous DRAM Document Title 1M X 16 Bit X 4 Banks Low Power Synchronous DRAM Revision History History Issue Date Remark 0.0 Initial issue September 13, 2004 Preliminary 1.0 Final version release December 15, 2004


    Original     		A43E26161 133MHz 133MHz 135MHz CKE 2009 A43E26161 PDF

    A43P26161

    Abstract: A43P26161V
    Text: A43P26161 Preliminary 1M X 16 Bit X 4 Banks Low Power Synchronous DRAM Document Title 1M X 16 Bit X 4 Banks Low Power Synchronous DRAM Revision History History Issue Date Remark 0.0 Initial issue September 13, 2004 Preliminary 1.0 Modify to 133MHz & 105MHz


    Original     		A43P26161 133MHz 105MHz A43P26161 A43P26161V PDF

    A43E26161

    Abstract: No abstract text available
    Text: A43E26161 1M X 16 Bit X 4 Banks Low Power Synchronous DRAM Document Title 1M X 16 Bit X 4 Banks Low Power Synchronous DRAM Revision History History Issue Date Remark 0.0 Initial issue September 13, 2004 Preliminary 1.0 Final version release December 15, 2004


    Original     		A43E26161 A43E26161 PDF

    Untitled

    Abstract: No abstract text available
    Text: A43E26161 1M X 16 Bit X 4 Banks Low Power Synchronous DRAM Document Title 1M X 16 Bit X 4 Banks Low Power Synchronous DRAM Revision History History Issue Date Remark 0.0 Initial issue September 13, 2004 Preliminary 1.0 Final version release December 15, 2004


    Original     		A43E26161 133MHz 133MHz 135MHz PDF

    Untitled

    Abstract: No abstract text available
    Text: A43P26161 Preliminary 1M X 16 Bit X 4 Banks Low Power Synchronous DRAM Document Title 1M X 16 Bit X 4 Banks Low Power Synchronous DRAM Revision History History Issue Date Remark 0.0 Initial issue September 13, 2004 Preliminary 1.0 Modify to 133MHz & 105MHz


    Original     		A43P26161 133MHz 105MHz throug37 PDF

    Untitled

    Abstract: No abstract text available
    Text: A43E26161A Preliminary 1M X 16 Bit X 4 Banks Low Power Synchronous DRAM Document Title 1M X 16 Bit X 4 Banks Low Power Synchronous DRAM Revision History History Issue Date Remark 0.0 Initial issue August 23, 2006 Preliminary 0.1 Add 54B Pb-Free CSP package type


    Original     		A43E26161A PDF

    Untitled

    Abstract: No abstract text available
    Text: A43E26161 Preliminary 1M X 16 Bit X 4 Banks Low Power Synchronous DRAM Document Title 1M X 16 Bit X 4 Banks Low Power Synchronous DRAM Revision History Rev. No. 0.0 PRELIMINARY History Issue Date Remark Initial issue September 13, 2004 Preliminary September, 2004, Version 0.0


    Original     		A43E26161 PDF

    Untitled

    Abstract: No abstract text available
    Text: A43E26161A Preliminary 1M X 16 Bit X 4 Banks Low Power Synchronous DRAM Document Title 1M X 16 Bit X 4 Banks Low Power Synchronous DRAM Revision History History Issue Date Remark 0.0 Initial issue August 23, 2006 Preliminary 0.1 Add 54B Pb-Free CSP package type


    Original     		A43E26161A PDF

    Untitled

    Abstract: No abstract text available
    Text: A43P26162 Preliminary 1M X 16 Bit X 4 Banks Low Power Synchronous DRAM Document Title 1M X 16 Bit X 4 Banks Low Power Synchronous DRAM Revision History History Issue Date Remark 0.0 Initial issue June 14, 2005 Preliminary 0.1 Modify tSS from 3ns to 2ns July 11, 2005


    Original     		A43P26162 PDF

    Untitled

    Abstract: No abstract text available
    Text: A43E26162 Preliminary 1M X 16 Bit X 4 Banks Low Power Synchronous DRAM Document Title 1M X 16 Bit X 4 Banks Low Power Synchronous DRAM Revision History History Issue Date Remark 0.0 Initial issue June 23, 2005 Preliminary 0.1 Modify tSS from 3ns to 2ns July 11, 2005


    Original     		A43E26162 PDF

    Untitled

    Abstract: No abstract text available
    Text: A43L2616B 1M X 16 Bit X 4 Banks Synchronous DRAM Document Title 1M X 16 Bit X 4 Banks Synchronous DRAM Revision History History Issue Date Remark 0.0 Initial issue August 24, 2006 Preliminary 0.1 Change ICC1 to 70mA February 14, 2007 Rev. No. Change ICC6 to 1.5mA


    Original     		A43L2616B PDF

    A43L2616

    Abstract: A43L2616V 1M x 16-Bit x 4 Banks synchronous DRAM
    Text: A43L2616 1M X 16 Bit X 4 Banks Synchronous DRAM Document Title 1M X 16 Bit X 4 Banks Synchronous DRAM Revision History History Issue Date 0.0 Initial issue August 9, 2001 1.0 Add -V grade November 26,2001 2.0 Add -5.5 spec January 4,2002 3.0 Add Full Page Mode


    Original     		A43L2616 166MHz 143MHz 183Mhz 183Mhz A43L2616 A43L2616V 1M x 16-Bit x 4 Banks synchronous DRAM PDF

    A43L2616V-7F

    Abstract: A43L2616 A43L2616V
    Text: A43L2616 1M X 16 Bit X 4 Banks Synchronous DRAM Document Title 1M X 16 Bit X 4 Banks Synchronous DRAM Revision History History Issue Date 0.0 Initial issue August 9, 2001 1.0 Add -V grade November 26,2001 2.0 Add -5.5 spec January 4,2002 3.0 Add Full Page Mode


    Original     		A43L2616 A43L2616V-7F A43L2616 A43L2616V PDF

    Untitled

    Abstract: No abstract text available
    Text: A43L2616B 1M X 16 Bit X 4 Banks Synchronous DRAM Document Title 1M X 16 Bit X 4 Banks Synchronous DRAM Revision History History Issue Date Remark 0.0 Initial issue August 24, 2006 Preliminary 0.1 Change ICC1 to 70mA February 14, 2007 Rev. No. Change ICC6 to 1.5mA


    Original     		A43L2616B PDF

    Untitled

    Abstract: No abstract text available
    Text: A43L2616B 1M X 16 Bit X 4 Banks Synchronous DRAM Document Title 1M X 16 Bit X 4 Banks Synchronous DRAM Revision History History Issue Date Remark 0.0 Initial issue August 24, 2006 Preliminary 0.1 Change ICC1 to 70mA February 14, 2007 Rev. No. Change ICC6 to 1.5mA


    Original     		A43L2616B PDF

    A43L2616

    Abstract: A43L2616V
    Text: A43L2616 1M X 16 Bit X 4 Banks Synchronous DRAM Document Title 1M X 16 Bit X 4 Banks Synchronous DRAM Revision History History Issue Date 0.0 Initial issue August 9, 2001 1.0 Add -V grade November 26,2001 2.0 Add -5.5 spec January 4,2002 3.0 Add Full Page Mode


    Original     		A43L2616 166MHz 143MHz 183Mhz 183Mhz A43L2616 A43L2616V PDF

    Untitled

    Abstract: No abstract text available
    Text: A43L2616B 1M X 16 Bit X 4 Banks Synchronous DRAM Document Title 1M X 16 Bit X 4 Banks Synchronous DRAM Revision History History Issue Date Remark 0.0 Initial issue August 24, 2006 Preliminary 0.1 Change ICC1 to 70mA February 14, 2007 Rev. No. Change ICC6 to 1.5mA


    Original     		A43L2616B PDF

    v-data vds6616a4a-7

    Abstract: v-data vds6616a4a-6 VDS6616A4A VDS6616A4A-5 VDS6616A4A-6 VDS6616A4A-7
    Text: V-Data VDS6616A4A Synchronous DRAM 1M x 16 Bit x 4 Banks General Description Features The VDS6616A4A are four-bank Synchronous DRAMs organized as 1,048,576 words x 16 bits x 4 banks, Synchronous design allows precise cycle control with the use of system clock I/O transactions are


    Original     		VDS6616A4A VDS6616A4A 400mil 54pin v-data vds6616a4a-7 v-data vds6616a4a-6 VDS6616A4A-5 VDS6616A4A-6 VDS6616A4A-7 PDF

    ADS6616A4A

    Abstract: ADS6616A4A-5 ADS6616A4A-6 ADS6616A4A-7
    Text: A-Data ADS6616A4A Synchronous DRAM 1M x 16 Bit x 4 Banks General Description Features The ADS6616A4A are four-bank Synchronous DRAMs organized as 1,048,576 words x 16 bits x 4 banks, Synchronous design allows precise cycle control with the use of system clock I/O transactions are


    Original     		ADS6616A4A ADS6616A4A 400mil 54pin ADS6616A4A-5 ADS6616A4A-6 ADS6616A4A-7 PDF