Untitled
Abstract: No abstract text available
Text: 3D7502 data delay devices;inc. MONOLITHIC MANCHESTER DECODER SERIES 3D7502 PACKAGES FEATURES All-silicon, low-power CMOS technology TTL/CMOS compatible inputs and outputs Vapor phase, IR and wave solderable Auto-insertable (DIP pkg.) Low ground bounce noise
|
OCR Scan
|
PDF
|
3D7502
3D7502)
3D7502-xxx
3D7502G-xxx
3D7502D-XXX
3D7502M-XXX
3D7502H-XXX
2b443fl2
|
Untitled
Abstract: No abstract text available
Text: 3D7304 data \Q^S> delay devices^i«. MONOLITHIC QUADRUPLE FIXED DELAY LINE SERIES 3D7304 PACKAGES FEATURES • All-silicon, low-power CMOS technology 11 c 1 ^ 1 4 □ VDD TTL/CMOS compatible inputs and outputs N/C c 2 13 □ N/C Vapor phase, IR and wave solderable
|
OCR Scan
|
PDF
|
3D7304
3D7304)
500ns
0C-70C)
3D7304G
14-pin
10Kii
2b443flE
|
PPD-23-1
Abstract: PPD-23-10 PPD-23-15 PPD-23-2 PPD-23-20 PPD-23-3 PPD-23-40 PPD-23-5 PPD-23-50
Text: data delay devicesYinc. Programmable Pulse Discriminator SER|ES: PPD23 3 BIT T T L Interfaced Features: • D iscrim inates against precisely p ro g ram m ed pulse w idths. ■ 3 -bit address. ■ 2 4 pins DIP. ■ Low profile. PW IN = Input pulse width
|
OCR Scan
|
PDF
|
PPD23
PPD-23-1
PPD-23-2
PPD-23-3
PPD-23-5
PPD-23-10
PPD-23-15
PPD-23-20
PPD-23-40
PPD-23-50
|
P103
Abstract: 13f3
Text: 7a s t L ogic data V/3\> Programmable Delay Lines delay \D devices? me. S ER IES : PDU-13F 3 BIT T 2L Interfaced b F e a tu re s : • ■ ■ ■ ■ ■ ■ Digitally program m able in 8 delay steps. Fits standard 14 pins DIP socket. Input & outputs fully TTL interfaced & buffered.
|
OCR Scan
|
PDF
|
PDU-13F
PDU-13F-
PDU-13F-1
PDU-13F-2
PDU-13F-3
PDU-13F-5
PDU-13F-10
PDU-13F-15
PDU-13F-20
PDU-13F-40
P103
13f3
|