Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    30130* INTEL Search Results

    30130* INTEL Result Highlights (1)

    Part ECAD Model Manufacturer Description Download Buy
    EN80C188XL-20 Rochester Electronics LLC 80C188XL - MPU Intel 186 CISC 16-Bit Visit Rochester Electronics LLC Buy

    30130* INTEL Datasheets Context Search

    Catalog Datasheet Type Document Tags PDF

    Untitled

    Abstract: No abstract text available
    Text: TOSHIBA TC9256,57P/F TOSHIBA CMOS DIGITAL INTEGRATED CIRCUIT SILICON MONOLITHIC TC9256P, TC9256F, TC9257P, TC9257F PLL FOR DTS TC9256P, TC9256F, TC9257P and TC9257F are phase-locked loop PLL LSIs for digital tuning systems (DTS) with builtin 2 modulus prescalers.


    OCR Scan     		TC9256 57P/F TC9256P, TC9256F, TC9257P, TC9257F TC9257P TC9257F PDF

    Untitled

    Abstract: No abstract text available
    Text: T O S H IB A C M O S D IG ITAL IN TEG RA T ED CIRCUIT INTEGRATED TOSHIBA TC9256P, TC9256F TC9257P, TC9257F CIRCUIT I t L .M N IL .A L U A IA ÌIL IL .U N I V I U N U L I I M IL. PLL FOR DTS TC9256P, TC9256F, TC9257P and TC9257F are phase-locked loop PLL LSIs for digital tuning systems (DTS) with builtin 2 modulus prescalers.


    OCR Scan     		TC9256P, TC9256F TC9257P, TC9257F TC9256F, TC9257P TC9257F TC9256P -150MHz PDF

    TC9257F

    Abstract: No abstract text available
    Text: TOSHIBA TC9256,57P/F TOSHIBA CMOS DIGITAL INTEGRATED CIRCUIT SILICON MONOLITHIC TC9256P, TC9256F, TC9257P, TC9257F PLL FOR DTS TC9256P, TC9256F, TC9257P and TC9257F are phase-locked loop PLL LSIs for digital tuning systems (DTS) with builtin 2 modulus prescalers.


    OCR Scan     		TC9256 57P/F TC9256P, TC9256F, TC9257P, TC9257F TC9257P TC9257F PDF

    diode m7 toshiba

    Abstract: DIP20-P-300-2 TC9256F TC9256P TC9257F TC9257P "Overflow detection"
    Text: TOSHIBA TC9256,57P/F TOSHIBA CMOS DIGITAL INTEGRATED CIRCUIT SILICON MONOLITHIC TC9256P, TC9256F, TC9257P, TC9257F PLL FOR DTS TC9256P, TC9256F, TC9257P and TC9257F are phase-locked loop PLL LSIs for digital tuning systems (DTS) with builtin 2 modulus prescalers.


    OCR Scan     		TC9256 57P/F TC9256P, TC9256F, TC9257P, TC9257F TC9257P TC9257F diode m7 toshiba DIP20-P-300-2 TC9256F TC9256P "Overflow detection" PDF

    diode m7 toshiba

    Abstract: DIP20-P-300-2 TC9256F TC9256P TC9257F TC9257P TC9256 "Overflow detection"
    Text: TOSHIBA TC9256,57P/F TOSHIBA CMOS DIGITAL INTEGRATED CIRCUIT SILICON MONOLITHIC TC9256P, TC9256F, TC9257P, TC9257F PLL FOR DTS TC9256P, TC9256F, TC9257P and TC9257F are phase-locked loop PLL LSIs for digital tuning systems (DTS) with builtin 2 modulus prescalers.


    OCR Scan     		TC9256 57P/F TC9256P, TC9256F, TC9257P, TC9257F TC9257P TC9257F diode m7 toshiba DIP20-P-300-2 TC9256F TC9256P "Overflow detection" PDF

    484-pin BGA

    Abstract: JC-115
    Text: ORCA ORT42G5 and ORT82G5 0.6 to 3.7 Gbits/s XAUI and FC FPSCs March 2003 Data Sheet Introduction Lattice Semiconductor has developed a family of next generation FPSCs intended for high-speed serial backplane data transmission. Built on the Series 4 reconfigurable embedded System-on-a-Chip SoC architecture, the


    Original     		ORT42G5 ORT82G5 ORT82G5 ORT42G5-2BM484I ORT42G5-1BM484I ORT82G5-2BM680I ORT82G5-1BM680I 484-pin BGA JC-115 PDF

    L43T

    Abstract: No abstract text available
    Text: ORCA ORT42G5 and ORT82G5 06 to 3.7 Gbits/s XAUI and FC FPSCs November 2007 Data Sheet DS1027 Introduction Lattice Semiconductor has developed a family of next generation FPSCs intended for high-speed serial backplane data transmission. Built on the Series 4 reconfigurable embedded System-on-a-Chip SoC architecture, the


    Original     		ORT42G5 ORT82G5 DS1027 ORT82G5 ORT42G5-2BMN484I ORT42G5-1BMN484I ORT82G5-2FN680I L43T PDF

    Untitled

    Abstract: No abstract text available
    Text: ORCA ORT42G5 and ORT82G5 06 to 3.7 Gbits/s XAUI and FC FPSCs August 2004 Data Sheet Introduction Lattice Semiconductor has developed a family of next generation FPSCs intended for high-speed serial backplane data transmission. Built on the Series 4 reconfigurable embedded System-on-a-Chip SoC architecture, the


    Original     		ORT42G5 ORT82G5 ORT82G5 ORT42G5-2BMN484I ORT42G5-1BMN484I PDF

    AD30102

    Abstract: E3P15
    Text: ORCA ORT42G5 and ORT82G5 06 to 3.7 Gbits/s XAUI and FC FPSCs March 2004 Data Sheet Introduction Lattice Semiconductor has developed a family of next generation FPSCs intended for high-speed serial backplane data transmission. Built on the Series 4 reconfigurable embedded System-on-a-Chip SoC architecture, the


    Original     		ORT42G5 ORT82G5 ORT82G5 ORT42G5-2BM484I ORT42G5-1BM484I ORT82G5-2BM680I ORT82G5-1BM680I AD30102 E3P15 PDF

    ORCA ORT42G5

    Abstract: No abstract text available
    Text: ORCA ORT42G5 and ORT82G5 3.7 Gbits/s XAUI and 4.25 Gbits/s FC FPSCs November 2003 Data Sheet Introduction Lattice Semiconductor has developed a family of next generation FPSCs intended for high-speed serial backplane data transmission. Built on the Series 4 reconfigurable embedded System-on-a-Chip SoC architecture, the


    Original     		ORT42G5 ORT82G5 ORT82G5 ORT42G5-2BM484ES ORT42G5-1BM484ES ORT82G5-2BM680I ORT82G5-1BM680I ORCA ORT42G5 PDF

    L67c

    Abstract: L41C l44c L71C l75c transistor l57c IC L44C DATASHEET l31c L47c l51c
    Text: ORCA ORT42G5 and ORT82G5 06 to 3.7 Gbits/s XAUI and FC FPSCs February 2004 Data Sheet Introduction Lattice Semiconductor has developed a family of next generation FPSCs intended for high-speed serial backplane data transmission. Built on the Series 4 reconfigurable embedded System-on-a-Chip SoC architecture, the


    Original     		ORT42G5 ORT82G5 ORT82G5 ORT42G5-2BM484ES ORT42G5-1BM484ES ORT82G5-2BM680I ORT82G5-1BM680I ORT42G5 L67c L41C l44c L71C l75c transistor l57c IC L44C DATASHEET l31c L47c l51c PDF

    l37c 8 pin

    Abstract: L41C G40TL l34c L43C L74c L18T l14c L25C ENCODER l31c
    Text: ORCA ORT42G5 and ORT82G5 0.6 to 3.7 Gbps XAUI and FC FPSCs July 2008 Data Sheet DS1027 Introduction Lattice Semiconductor has developed a family of next generation FPSCs intended for high-speed serial backplane data transmission. Built on the Series 4 reconfigurable embedded System-on-a-Chip SoC architecture, the


    Original     		ORT42G5 ORT82G5 DS1027 ORT82G5 1-800-LATTICE BM680 9A-08. l37c 8 pin L41C G40TL l34c L43C L74c L18T l14c L25C ENCODER l31c PDF

    ORCA ORT42G5

    Abstract: No abstract text available
    Text: ORCA ORT42G5 and ORT82G5 3.7 Gbits/s XAUI and 4.25 Gbits/s FC FPSCs January 2004 Data Sheet Introduction Lattice Semiconductor has developed a family of next generation FPSCs intended for high-speed serial backplane data transmission. Built on the Series 4 reconfigurable embedded System-on-a-Chip SoC architecture, the


    Original     		ORT42G5 ORT82G5 ORT82G5 ORT42G5-2BM484ES ORT42G5-1BM484ES ORT82G5-2BM680I ORT82G5-1BM680I ORCA ORT42G5 PDF

    Untitled

    Abstract: No abstract text available
    Text: ORCA ORT42G5 and ORT82G5 06 to 3.7 Gbits/s XAUI and FC FPSCs March 2004 Data Sheet Introduction Lattice Semiconductor has developed a family of next generation FPSCs intended for high-speed serial backplane data transmission. Built on the Series 4 reconfigurable embedded System-on-a-Chip SoC architecture, the


    Original     		ORT42G5 ORT82G5 ORT82G5 ORT42G5-2BM484I ORT42G5-1BM484I ORT82G5-2BM680I ORT82G5-1BM680I ORT42G5 PDF

    L41C

    Abstract: L74c IC L44C DATASHEET L30C l31c ORSO42G5 ORSO82G5 ORT42G5 ORT82G5 L42C
    Text: ORCA ORT42G5 and ORT82G5 06 to 3.7 Gbits/s XAUI and FC FPSCs August 2004 Data Sheet Introduction Lattice Semiconductor has developed a family of next generation FPSCs intended for high-speed serial backplane data transmission. Built on the Series 4 reconfigurable embedded System-on-a-Chip SoC architecture, the


    Original     		ORT42G5 ORT82G5 ORT82G5 ORT42G5 ORT42G5-2BMN484I ORT42G5-1BMN484I L41C L74c IC L44C DATASHEET L30C l31c ORSO42G5 ORSO82G5 L42C PDF

    verilog code of prbs pattern generator

    Abstract: No abstract text available
    Text: ORCA ORT82G5 1.0-3.7 Gbits/s 8b/10b Backplane Interface FPSC October 2002 Preliminary Data Sheet Introduction Lattice Semiconductor has developed a next generation FPSC intended for high-speed serial backplane data transmission. Built on the Series 4 reconfigurable embedded System-on-a-Chip SoC architecture, the ORT82G5


    Original     		ORT82G5 8b/10b ORT82G5 M-ORT82G52BM680-DB M-ORT82G51BM680-DB verilog code of prbs pattern generator PDF

    Untitled

    Abstract: No abstract text available
    Text: ORCA ORT82G5 0.6-3.7 Gbits/s 8b/10b Backplane Interface FPSC February 2003 Data Sheet Introduction Lattice Semiconductor has developed a next generation FPSC intended for high-speed serial backplane data transmission. Built on the Series 4 reconfigurable embedded System-on-a-Chip SoC architecture, the ORT82G5


    Original     		ORT82G5 8b/10b ORT82G5 ORT82G5-3BM680C ORT82G5-2BM680C ORT82G5-1BM680C ORT82G5-2BM680I ORT82G5-1BM680I PDF

    30033 encoder

    Abstract: No abstract text available
    Text: ORCA ORT82G5 0.6-3.7 Gbits/s 8b/10b Backplane Interface FPSC February 2003 Data Sheet Introduction Lattice Semiconductor has developed a next generation FPSC intended for high-speed serial backplane data transmission. Built on the Series 4 reconfigurable embedded System-on-a-Chip SoC architecture, the ORT82G5


    Original     		ORT82G5 8b/10b ORT82G5 ORT82G5-3BM680C ORT82G5-2BM680C ORT82G5-1BM680C ORT82G5-2BM680I ORT82G5-1BM680I 30033 encoder PDF

    TL 2272 DECODER

    Abstract: 10G BERT TL 2262 L36CA 30132 verilog code 16 bit LFSR in PRBS 10gbps serdes 30014 ap13.6 diode 680-pin
    Text: Data Sheet April, 2002 ORCA ORT82G5 1.0—1.25/2.0—2.5/3.125—3.5 Gbits/s 8b/10b SERDES Backplane Interface FPSC Introduction Lattice has developed a next generation FPSC intended for high-speed serial backplane data transmission. Built on the Series 4 reconfigurable embedded system-on-chips SoC architecture, the


    Original     		ORT82G5 8b/10b ORT82G5 ORT82G53BM680-DB ORT82G52BM680-DB ORT82G51BM680-DB DS01-294NCIP DS01-218NCIP) TL 2272 DECODER 10G BERT TL 2262 L36CA 30132 verilog code 16 bit LFSR in PRBS 10gbps serdes 30014 ap13.6 diode 680-pin PDF

    TL 2272 DECODER

    Abstract: 30014 TL 2262 tl 2262 am TL 2272 LU6X14FT Synopsys 2262 encoder l31c ORT82G5
    Text: Preliminary Data Sheet July 2001 ORCA ORT82G5 1.0—1.25/2.0—2.5/3.125 Gbits/s Backplane Interface FPSC Introduction Agere Systems Inc. has developed a next generation FPSC intended for high-speed serial backplane data transmission. Built on the Series 4 reconfigurable


    Original     		ORT82G5 DS01-218NCIP TL 2272 DECODER 30014 TL 2262 tl 2262 am TL 2272 LU6X14FT Synopsys 2262 encoder l31c PDF

    Untitled

    Abstract: No abstract text available
    Text: Data Sheet January 25, 2002 ORCA ORT82G5 1.0—1.25/2.0—2.5/3.125—3.5 Gbits/s 8b/10b SERDES Backplane Interface FPSC Introduction Lattice has developed a next generation FPSC intended for high-speed serial backplane data transmission. Built on the Series 4 reconfigurable embedded system-on-chips SoC architecture, the


    Original     		ORT82G5 8b/10b DS01-294NCIP DS01-218NCIP) PDF

    Sliding goertzel algorithm C code

    Abstract: Sliding goertzel algorithm GOERTZEL ALGORITHM SOURCE CODE for dtmf in c sliding goertzel GOERTZEL ALGORITHM SOURCE CODE Speech Signal Processing matlab noise res120 TMS320C2XX BPRA067 TLC32046 hy 214
    Text: DTMF Tone Detection. An Implementation using the TMS320C2xx Literature Number: BPRA067 Texas Instruments Europe October 1997 IMPORTANT NOTICE Texas Instruments TI reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest


    Original     		TMS320C2xx BPRA067 TMS320C5x, Sliding goertzel algorithm C code Sliding goertzel algorithm GOERTZEL ALGORITHM SOURCE CODE for dtmf in c sliding goertzel GOERTZEL ALGORITHM SOURCE CODE Speech Signal Processing matlab noise res120 TMS320C2XX BPRA067 TLC32046 hy 214 PDF

    L62C

    Abstract: 30021 3080e equivalent L41C Transistor BC 177 Datasheet 3080e l48c verilog code BIP-8 L71C l31c
    Text: ORCA ORSO42G5 and ORSO82G5 0.6 to 2.7 Gbps SONET Backplane Interface FPSCs July 2008 Data Sheet DS1028 Introduction Lattice has extended its family of high-speed serial backplane devices with the ORSO42G5 and ORSO82G5 devices. Built on the Series 4 reconfigurable embedded System-on-a-Chip SoC architecture, the ORSO42G5 and


    Original     		ORSO42G5 ORSO82G5 DS1028 ORSO82G5 L62C 30021 3080e equivalent L41C Transistor BC 177 Datasheet 3080e l48c verilog code BIP-8 L71C l31c PDF

    30021

    Abstract: L48C L41C IC L44C DATASHEET L30C l31c L43C ORSO42G5 ORSO82G5 ORT42G5
    Text: ORCA ORSO42G5 and ORSO82G5 0.6 - 2.7 Gbps SONET Backplane Interface FPSCs August 2005 Data Sheet Introduction Lattice has extended its family of high-speed serial backplane devices with the ORSO42G5 and ORSO82G5 devices. Built on the Series 4 reconfigurable embedded System-on-a-Chip SoC architecture, the ORSO42G5 and


    Original     		ORSO42G5 ORSO82G5 ORSO82G5 ORSO42G5-1BMN484I ORSO82G5-2FN680I 30021 L48C L41C IC L44C DATASHEET L30C l31c L43C ORT42G5 PDF