ALY 03
Abstract: ALY 23 power generation POWER COMMAND HM 1211 TG Series 1037h MX12 MX23 PM4328 PM4388 PM6388
Text: PM4328 TECT3 STANDARD PRODUCT DATASHEET ISSUE 1 HIGH DENSITY T1/E1 FRAMER AND M13 MULTIPLEXER 05 :32 :39 AM PMC-2011596 ,2 ay to nT ue sd TECT3 0A ug us t, 2 00 2 PM4328 DATASHEET Do wn loa de db ya hm ed me tw aly of sil ico ne xp er HIGH DENSITY T1/E1 FRAMER WITH
|
Original
|
PM4328
PMC-2011596
PM4328
PMC-2011596
PMC-2011465
ALY 03
ALY 23
power generation POWER COMMAND HM 1211
TG Series
1037h
MX12
MX23
PM4388
PM6388
|
PDF
|
34901a
Abstract: 34903A 34907A 34901a AGILENT 34904A Thermistor 44004 34307A 20-channel multiplexer AD com E2050A Thermistor 44007
Text: Agilent 34970A Data Sheet This document lists specifications for the Agilent Technologies 34970A Data Acquisition/Switch Unit and its modules. The explanations and examples below are helpful in understanding how to interpret these specifications: • Measurement accuracy is specified
|
Original
|
4970A
4970A
ITS-90
5968-2615EN
34901a
34903A
34907A
34901a AGILENT
34904A
Thermistor 44004
34307A
20-channel multiplexer AD com
E2050A
Thermistor 44007
|
PDF
|
verilog code for Modified Booth algorithm
Abstract: 8 bit booth multiplier vhdl code Booth algorithm using verilog booth multiplier code in vhdl structural vhdl code for ripple counter vhdl code for Booth multiplier 8 bit carry select adder verilog code verilog code for 16 bit carry select adder
Text: Synopsys Synthesis Methodology Guide UNIX ® Environments Actel Corporation, Sunnyvale, CA 94086 2001 Actel Corporation. All rights reserved. Printed in the United States of America Part Number: 5579009-4 Release: April 2001 No part of this document may be copied or reproduced in any form or by
|
Original
|
|
PDF
|
ORLI10G
Abstract: STM-16 TRCV0110G TTRN0110G TTRN0126 STM-16 chips
Text: Data Sheet January 15, 2002 ORCA ORLI10G Quad 2.5 Gbits/s, 10 Gbits/s, and ORLI12G 12.5 Gbits/s Line Interface FPSC Introduction Lattice has developed a new ORCA Series 4-based FPSC which combines a high-speed line interface with a flexible FPGA logic core. Built on the Series 4
|
Original
|
ORLI10G
ORLI12G
OIF-SFI4-01
16-bit
DS02-050NCIP
DS01-277NCIP)
STM-16
TRCV0110G
TTRN0110G
TTRN0126
STM-16 chips
|
PDF
|
VMIVME-4512
Abstract: Panduit 120-964-455 4512 VMIVME cpu vmivme45 VMIVME
Text: VMIVME-4512 16-Channels 12-Bit Analog I/O Board Product Manual 256 880-0444 w 12090 South Memorial Parkway Huntsville, Alabama 35803-3308, USA (800) 322-3616 w Fax: (256) 882-0859 500-004512-000 Rev. U (256) 880-0444 w 12090 South Memorial Parkway Huntsville, Alabama 35803-3308, USA
|
Original
|
VMIVME-4512
16-Channels
12-Bit
VMIVME-4512
16-Channel
Panduit
120-964-455
4512
VMIVME cpu
vmivme45
VMIVME
|
PDF
|
ZMD21013
Abstract: G120 HV12 P120 Applied sensors
Text: ZMD21013 MUSic Low Power Multi-Channel Sensor Interface IC Data Sheet Rev. 1.2 / August 2009 Data Sheet Preliminary MUSic Multi-Channel Sensor Interface IC ZMD21013 Brief Description The device is the first member of ZMDI’s MUltiTM channel / MUlti-use Sensor Interface MUSic IC
|
Original
|
ZMD21013
ZMD21013
G120
HV12
P120
Applied sensors
|
PDF
|
BL Super p5 sanyo denki
Abstract: l37a ap13.6 diode BL SUPER P5 Sanyo Denki encoder ORLI10G STM-16 TRCV0110G TTRN0110G TTRN0126
Text: Data Sheet April, 2002 ORCA ORLI10G Quad 2.5 Gbits/s, 10 Gbits/s Line Interface FPSC Introduction Lattice has developed a new ORCA Series 4-based FPSC which combines a high-speed line interface with a flexible FPGA logic core. Built on the Series 4 reconfigurable embedded system-on-chip SoC
|
Original
|
ORLI10G
OIF-SFI4-01
16-bit
ORLI10G
ORLI10G3BM680-DB
ORLI10G2BM680-DB
ORLI10G1BM680-DB
BL Super p5 sanyo denki
l37a
ap13.6 diode
BL SUPER P5
Sanyo Denki encoder
STM-16
TRCV0110G
TTRN0110G
TTRN0126
|
PDF
|
TTL 74-series IC LIST
Abstract: MC672 equivalent MC14502B EDA 2500 manual MC10101 mc12073 sn74ls151 multiplexer vhdl code BIPOLAR MEMORY MC836 sn74ls138 vhdl
Text: Logic: Standard, Special and Programmable In Brief . . . Page Motorola Logic Families: Which Is Best for You? . . . . 3.1–1 Motorola Programmable Arrays MPA . . . . . . . . . . . . 3.1–5 Selection by Function Logic Functions . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3.1–13
|
Original
|
|
PDF
|
PM4328-PI
Abstract: Transistor Substitution Data Book 1993 1037h MX12 MX23 PM4328 PM4351 PM4388 PM6388 1118H
Text: PM4328 TECT3 STANDARD PRODUCT DATASHEET PMC-2011596 ISSUE 1 HIGH DENSITY T1/E1 FRAMER AND M13 MULTIPLEXER PM4328 TECT3 HIGH DENSITY T1/E1 FRAMER WITH INTEGRATED M13 MULTIPLEXER DATASHEET PROPRIETARY AND CONFIDENTIAL ISSUE 1: AUGUST 2001 PMC-Sierra, Inc. 105 - 8555 Baxter Place Burnaby, BC Canada V5A 4V7 604 .415.6000
|
Original
|
PM4328
PMC-2011596
PM4328
PMC-2011596
PMC-2011465
PM4328-PI
Transistor Substitution Data Book 1993
1037h
MX12
MX23
PM4351
PM4388
PM6388
1118H
|
PDF
|
Untitled
Abstract: No abstract text available
Text: PM5366 TEMAP-84 PRELIMINARY DATASHEET PMC-2010672 ISSUE 2 HIGH DENSITY 84/63 CHANNEL VT/TU MAPPER AND M13 MULTIPLEXER PM5366 TEMAP-84 HIGH DENSITY 84/63 CHANNEL VT/TU MAPPER AND M13 MULTIPLEXER DATASHEET PROPRIETARY AND CONFIDENTIAL PRELIMINARY ISSUE 2: DECEMBER 2001
|
Original
|
PM5366
TEMAP-84
PMC-2010672
PM5366
PMC-2010285
|
PDF
|
lm294oct
Abstract: d71054c D71055C lm294oct-12 74c928 7486 XOR GATE interfacing ADC 0808 with 8086 microprocessor 555 7490 7447 7 segment LED display Motorola 74LS76 NEC D71055C
Text: Integrated Circuits 74LS Series Featuring better performance than standard 7400 series devices, the 74LS series also uses about 1/5th the power. Part# Pins Description 74LS00 74LS01 74LS02 74LS03 74LS04 74LS05 74LS06 74LS07 74LS08 74LS09 74LS10 74LS11 74LS12
|
Original
|
74LS00
74LS01
74LS02
74LS03
74LS04
74LS05
74LS06
74LS07
74LS08
74LS09
lm294oct
d71054c
D71055C
lm294oct-12
74c928
7486 XOR GATE
interfacing ADC 0808 with 8086 microprocessor
555 7490 7447 7 segment LED display
Motorola 74LS76
NEC D71055C
|
PDF
|
syn 7580
Abstract: D2396 LT917 BT806 Bt8069 80X88 D16C BTT9170KPJ btt9170kp
Text: BtT9170 Intelligent T1 Controller Product Description Distinguishing Features The BtT9170 Intelligent T1 Controller is a microprocessor MPU controlled device which implements a T1 interface between the multiplexed digital DS1 signal and the PCM highway of digital voice and data system equipment. The
|
Original
|
BtT9170
BtT9170
LT917001
syn 7580
D2396
LT917
BT806
Bt8069
80X88
D16C
BTT9170KPJ
btt9170kp
|
PDF
|
FF224
Abstract: PM4328
Text: PM4328 TECT3 STANDARD PRODUCT DATASHEET ISSUE 1 HIGH DENSITY T1/E1 FRAMER AND M13 MULTIPLEXER :0 1: 23 AM PMC-2011596 y, da rt on Tu es TECT3 10 Ma y ,2 00 5 04 PM4328 DATASHEET Do wn lo a de d by sa tis h d of ag er HIGH DENSITY T1/E1 FRAMER WITH INTEGRATED M13 MULTIPLEXER
|
Original
|
PMC-2011596
PM4328
PM4328
PMC-2011465
FF224
|
PDF
|
protocol contact id sia
Abstract: 8B10B C101 JESD51-2 JESD51-7 SN65LVCP40 SN65LVCP40RGZR loss tangent of FR4
Text: SN65LVCP40 www.ti.com SLLS623A – SEPTEMBER 2004 – REVISED NOVEMBER 2004 DC TO 4-GBPS DUAL 1:2 MULTIPLEXER/REPEATER/EQUALIZER • FEATURES • • • • • • • Receiver Equalization and Selectable Driver Preemphasis to Counteract High-Frequency Transmission Line Losses
|
Original
|
SN65LVCP40
SLLS623A
30-ps
48-Terminal
protocol contact id sia
8B10B
C101
JESD51-2
JESD51-7
SN65LVCP40
SN65LVCP40RGZR
loss tangent of FR4
|
PDF
|
|
|
TU111
Abstract: MX12 MX23 PM5366
Text: PM5366 TEMAP-84 PRELIMINARY DATASHEET PMC-2010672 ISSUE 1 HIGH DENSITY 84/63 CHANNEL VT/TU MAPPER AND M13 MULTIPLEXER PM5366 TEMAP-84 HIGH DENSITY 84/63 CHANNEL VT/TU MAPPER AND M13 MULTIPLEXER DATASHEET PROPRIETARY AND CONFIDENTIAL PRELIMINARY ISSUE 1: APRIL 2001
|
Original
|
PM5366
TEMAP-84
PMC-2010672
PM5366
TU111
MX12
MX23
|
PDF
|
protocol contact id sia
Abstract: loss tangent of FR4 8B10B C101 JESD51-2 JESD51-7 SN65LVCP40 SN65LVCP40RGZR SPRA953
Text: SN65LVCP40 www.ti.com SLLS623A – SEPTEMBER 2004 – REVISED NOVEMBER 2004 DC TO 4-GBPS DUAL 1:2 MULTIPLEXER/REPEATER/EQUALIZER • FEATURES • • • • • • • Receiver Equalization and Selectable Driver Preemphasis to Counteract High-Frequency Transmission Line Losses
|
Original
|
SN65LVCP40
SLLS623A
30-ps
48-Terminal
protocol contact id sia
loss tangent of FR4
8B10B
C101
JESD51-2
JESD51-7
SN65LVCP40
SN65LVCP40RGZR
SPRA953
|
PDF
|
Untitled
Abstract: No abstract text available
Text: High Density 84/63 Channel VT/TU Mapper and M13 Multiplexer Telecom Standard Product Data Sheet Preliminary PM5366 TEMAP-84 High Density 84/63 Channel VT/TU Mapper and M13 Multiplexer Data Sheet Proprietary and Confidential Preliminary Issue No. 3: May 2002
|
Original
|
PM5366
TEMAP-84
PMC-2010672,
|
PDF
|
HP Keyboard KB 0316
Abstract: E1301A HP-E1401A HP Keyboard KB 0316 connector E1460A c64016 TS5400 E1499 EN50082-1 E1405
Text: Contents HP E1326B/E1411B 5 1/2 Digit Multimeter User’s Manual Edition 4 Click here to Return to the HP TS-5400 Systems On-Line Manuals Main Contents Warranty . . . . . . . . . . WARNINGS . . . . . . . . Safety Symbols . . . . . . Declaration of Conformity .
|
Original
|
E1326B/E1411B
TS-5400
HP Keyboard KB 0316
E1301A
HP-E1401A
HP Keyboard KB 0316 connector
E1460A
c64016
TS5400
E1499
EN50082-1
E1405
|
PDF
|
Sanyo Denki encoder
Abstract: MPC8260 ORLI10G STM-16 L28a STM-16 chips 1-256 demultiplexer
Text: ORCA ORLI10G Quad 2.5Gbps, 10Gbps Quad 3.125Gbps, 12.5Gbps Line Interface FPSC January 2005 Data Sheet Introduction The Lattice ORCA Series 4-based ORLI10G FPSC combines a high-speed line interface with a flexible FPGA logic core. Built on the Series 4 reconfigurable embedded System-on-a-Chip SoC architecture, the ORLI10G consists
|
Original
|
ORLI10G
10Gbps
125Gbps,
ORLI10G
OIF-SFI4-01
16-bit
ORLI10G-2BMN680I
Sanyo Denki encoder
MPC8260
STM-16
L28a
STM-16 chips
1-256 demultiplexer
|
PDF
|
EEPROM 66B
Abstract: rx2b
Text: ORCA ORLI10G Quad 2.5Gbps, 10Gbps Quad 3.125Gbps, 12.5Gbps Line Interface FPSC September 2002 Data Sheet Introduction Lattice has developed a new ORCA Series 4-based FPSC which combines a high-speed line interface with a flexible FPGA logic core. Built on the Series 4 reconfigurable embedded System-on-a-Chip SoC architecture, the
|
Original
|
ORLI10G
10Gbps
125Gbps,
ORLI10G
OIF-SFI4-01
16-bit
EEPROM 66B
rx2b
|
PDF
|
L16A
Abstract: No abstract text available
Text: ORCA ORLI10G Quad 2.5Gbps, 10Gbps Quad 3.125Gbps, 12.5Gbps Line Interface FPSC April 2004 Data Sheet Introduction Lattice has developed a new ORCA Series 4-based FPSC which combines a high-speed line interface with a flexible FPGA logic core. Built on the Series 4 reconfigurable embedded System-on-a-Chip SoC architecture, the
|
Original
|
ORLI10G
10Gbps
125Gbps,
ORLI10G
OIF-SFI4-01
16-bit
ORLI10G-3BM680C
ORLI10G-2BM680C
ORLI10G-1BM680C
L16A
|
PDF
|
Untitled
Abstract: No abstract text available
Text: ORCA ORLI10G Quad 2.5Gbps, 10Gbps Quad 3.125Gbps, 12.5Gbps Line Interface FPSC August 2004 Data Sheet Introduction The Lattice ORCA Series 4-based ORLI10G FPSC combines a high-speed line interface with a flexible FPGA logic core. Built on the Series 4 reconfigurable embedded System-on-a-Chip SoC architecture, the ORLI10G consists
|
Original
|
ORLI10G
10Gbps
125Gbps,
ORLI10G
OIF-SFI4-01
16-bit
ORLI10G-2BMN680I
|
PDF
|
1-256 demultiplexer
Abstract: No abstract text available
Text: ORCA ORLI10G Quad 2.5Gbps, 10Gbps Quad 3.125Gbps, 12.5Gbps Line Interface FPSC November 2003 Data Sheet Introduction Lattice has developed a new ORCA Series 4-based FPSC which combines a high-speed line interface with a flexible FPGA logic core. Built on the Series 4 reconfigurable embedded System-on-a-Chip SoC architecture, the
|
Original
|
ORLI10G
10Gbps
125Gbps,
ORLI10G
OIF-SFI4-01
16-bit
ORLI10G-3BM680C
ORLI10G-2BM680C
ORLI10G-1BM680C
1-256 demultiplexer
|
PDF
|
l28c
Abstract: MPC8260 ORLI10G STM-16 BM68
Text: ORCA ORLI10G Quad 2.5Gbps, 10Gbps Quad 3.125Gbps, 12.5Gbps Line Interface FPSC January 2004 Data Sheet Introduction Lattice has developed a new ORCA Series 4-based FPSC which combines a high-speed line interface with a flexible FPGA logic core. Built on the Series 4 reconfigurable embedded System-on-a-Chip SoC architecture, the
|
Original
|
ORLI10G
10Gbps
125Gbps,
ORLI10G
OIF-SFI4-01
16-bit
data80C
ORLI10G-2BM680C
ORLI10G-1BM680C
l28c
MPC8260
STM-16
BM68
|
PDF
|
