Untitled
Abstract: No abstract text available
Text: V350EPC Rev A0 ENHANCED PCI BRIDGE CONTROLLER For 32-bit Multiplexed Address/Data Applications BLOCK DIAGRAM • Glueless interface to Intel’s i960 Jx and IBM PowerPC 401Gx processors • I2O ATU and messaging unit including hardware controlled circular queues
|
Original
|
V350EPC
32-bit
401Gx
40MHz
V350EPC,
2348G
|
PDF
|
AD29
Abstract: AD30 V350EPC V350EPC-33 V350EPC-40 V960PBC V961PBC V96BMC
Text: V350EPC Rev. A0 LOCAL BUS TO PCI BRIDGE FOR MULTIPLEXED A/D PROCESSORS • Glueless interface to Intel’s i960Jx and IBM’s PowerPCTM 401Gx processors • On-the-fly byte order endian conversion • I2O ATU and messaging unit including hardware controlled circular queues
|
Original
|
V350EPC
i960Jx
401Gx
640-byte
64-byte
V350EPC
2348G
AD29
AD30
V350EPC-33
V350EPC-40
V960PBC
V961PBC
V96BMC
|
PDF
|
AD29
Abstract: AD30 V350EPC V350EPC-33 V350EPC-40 V960PBC V961PBC V96BMC
Text: V350EPC Rev. A0 / A1 LOCAL BUS TO PCI BRIDGE FOR MULTIPLEXED A/D PROCESSORS • Glueless interface to Intel’s i960Jx and IBM’s PowerPC TM 401Gx processors • On-the-fly byte order endian conversion • I2O ATU and messaging unit including hardware controlled circular queues
|
Original
|
V350EPC
i960Jx
401Gx
640-byte
64-byte
V350EPC
2348G
AD29
AD30
V350EPC-33
V350EPC-40
V960PBC
V961PBC
V96BMC
|
PDF
|
I960SX
Abstract: No abstract text available
Text: V350EPC Rev. A0 LOCAL BUS TO PCI BRIDGE FOR MULTIPLEXED A/D PROCESSORS • Glueless interface to Intel’s i960Jx and IBM’s PowerPCTM 401Gx processors • On-the-fly byte order endian conversion • I2O ATU and messaging unit including hardware controlled circular queues
|
Original
|
V350EPC
i960Jx
401Gx
640-byte
64-byte
8/16-bit
32-bit
16-bit
I960SX
|
PDF
|
heartbeat counter
Abstract: PPC401GF V960PBC V961PBC V96SSC V96SSC-33LP AD1065 ppc401
Text: V96SSC Rev. B1 HIGH-INTEGRATION SYSTEM CONTROLLER FOR i960Sx/Jx AND PowerPC 401Gx PROCESSORS • Direct interface to i960Sx/Jx and 401Gx processors • High-performance burst DRAM controller • System watchdog and heartbeat timers • 16 general purpose I/O bits
|
Original
|
V96SSC
401Gx
i960Sx/Jx
PPC401Gx
33MHz
8/16-bit
100-pin
i960Sx
i960Jx
32-bit
heartbeat counter
PPC401GF
V960PBC
V961PBC
V96SSC-33LP
AD1065
ppc401
|
PDF
|
Signal Path Designer
Abstract: No abstract text available
Text: V96BMC Rev D HIGH PERFORMANCE BURST DRAM CONTROLLER FOR i960 Cx/Hx/Jx and PowerPC 401Gx PROCESSORS BLOCK DIAGRAM • Direct interface to i960Cx/Hx/Jx processors • 2Kbyte burst transaction support • SRAM performance achieved with DRAM • Designed to work with V961PBC and
|
Original
|
V96BMC
PowerPCTM401Gx
i960Cx/Hx/Jx
512Mbytes
V961PBC
V962PBC
24-bit
40MHz
132-pin
V96BMC,
Signal Path Designer
|
PDF
|
fast page mode dram controller
Abstract: V350EPC V360EPC V363EPC V96BMC V96BMC-33LPD V96BMC-40LPD IBM "embedded dram" 250 mhz IBM PowerPC Processor
Text: V96BMC HIGH PERFORMANCE BURST DRAM CONTROLLER For Intel i960® Cx/Hx/Jx and IBM® PowerPC 401 Gx Processors Direct interface to Intel® i960® Cx/Hx/Jx and IBM® PowerPC 401™ Gx processors Achieves SRAM performance using DRAM Supports up to 512 Mbytes of DRAM
|
Original
|
V96BMC
401TM
24-bit
132-pin
V96BMC
2348G
TB-BC01-0200
fast page mode dram controller
V350EPC
V360EPC
V363EPC
V96BMC-33LPD
V96BMC-40LPD
IBM "embedded dram"
250 mhz IBM PowerPC Processor
|
PDF
|
I960SX
Abstract: V96SSC
Text: V96SSC Rev B1 HIGH-INTEGRATION SYSTEM CONTROLLER FOR i960 Jx/Sx and PowerPC 401Gx PROCESSORS BLOCK DIAGRAM • Glueless interface between Intel’s i960Jx and i960Sx series processors, DRAM arrays, and peripheral devices Fast time-to-market • Support for boot PROM devices
|
Original
|
V96SSC
PowerPCTM401Gx
i960Jx
i960Sx
32-bit
33MHz
V96SSC,
2348G
|
PDF
|
Untitled
Abstract: No abstract text available
Text: V96xPBC Rev.B2 LOCAL BUS to PCI BRIDGE CONTROLLER FOR i960 Cx/Hx/Jx/Sx, 486® and PowerPC 401Gx PROCESSORS ❒ Glueless interface between Intel’s i960 processors and the industry standard PCI Bus ❒ Fully compliant with PCI 2.1 specification ❒ Configurable for primary master, bus master,
|
Original
|
V96xPBC
401Gx
8/16-bit
V96xPBC,
2348G
|
PDF
|
Untitled
Abstract: No abstract text available
Text: UM-SD01-0101.book Page 1 Saturday, November 4, 2000 2:44 PM V380SDC HIGH PERFORMANCE SDRAM CONTROLLER User’s Manual UM-SD01-0101.book Page 2 Saturday, November 4, 2000 2:44 PM 2 0 0 0 by V 3 S em ic o n d u c t o r Co r p. The Em b e d d e d I n t e l l i g e n c e Co m p a n y i s a t r a d e m a r k o f V 3 S em ic o n d u c t o r Co r p o r a t i o n .
|
Original
|
UM-SD01-0101
V380SDC
V380SDC,
V350EPC
V380SDC
UM-SD01-0101
|
PDF
|
V380SDC
Abstract: 79RC32364 M68040 PPC750 V380SDC-75
Text: DS-SD01-0101.fm Page 1 Monday, June 5, 2000 11:03 AM V380SDC A0 Datasheet V380SDC High Performance SDRAM Controller for 32-bit and 64-bit Embedded Processors 1.0 About the V380SDC ▼ Direct interface to these processors: • AMD AM29030/40 • IBM® PowerPC 401™ Gx
|
Original
|
DS-SD01-0101
V380SDC
32-bit
64-bit
V380SDC
AM29030/40TM
401TM
79RC32364TM
M68040TM
79RC32364
M68040
PPC750
V380SDC-75
|
PDF
|
powerpc 403gcx
Abstract: 403GCX V380SDC i960Cx Instruction Set Quick Reference V360EPC 79RC32364 MC68040 MCF5102 MCF5202 MPC750
Text: Application Note Interfacing PowerPC 403GCX to the V380SDC SDRAM Controller 1.0 Objective This application note describes how to interface the IBM PowerPC 403GCX RISC controller to the V380SDC SDRAM controller. Throughout this document, references are made to the operation of the PowerPC 403GCX and
|
Original
|
403GCX
V380SDC
V380SDC
V380SDC.
V380SDC,
403GCX
powerpc 403gcx
i960Cx Instruction Set Quick Reference
V360EPC
79RC32364
MC68040
MCF5102
MCF5202
MPC750
|
PDF
|
PPC401GF
Abstract: No abstract text available
Text: 9 66&5HY% High-Integration System Controller for i960 Sx/Jx and PowerPC401TMGx Processors Data Sheet Revision 2.4x V3 Semiconductor V3 Semiconductor makes no warranties for the use of its products. V3 does not assume any liability for errors which may appear in this document,
|
Original
|
PowerPC401TMGx
16MHz
20MHz
2348G
V96SSC
PPC401GF
|
PDF
|
