Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    432PIN Search Results

    432PIN Datasheets Context Search

    Catalog Datasheet MFG & Type Document Tags PDF

    432W6

    Abstract: QTP432-T-3232-0 432P
    Text: 432W6 Plastic 432pin 32✕32mm Body QTP EIAJ Package Code QTP432-T-3232-0.25 Weight g JEDEC Code – 4.75±0.05 69.95±0.2 63.95±0.08 B 57.75±0.08 56.2±0.08 0.65±0.05 0.4±0.03 0.8±0.03 1.98±0.03 0.5±0.05 1.98±0.03 Detail A 0.1±0.05 D 56.2±0.08


    Original     		432W6 432pin QTP432-T-3232-0 432W6 432P PDF

    00XXX001

    Abstract: BA 5979 R15C3 OR3T125 OR3T20 OR3T30 OR3T55 PT10 PT11 PT12
    Text: Data Sheet November 2006 ORCA Series 3C and 3T Field-Programmable Gate Arrays Features • ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ Baseline FPGA family used in Series 3+ FPSCs field programmable system chips which combine FPGA logic


    Original     		OR3T20 OR3T30 1A-06. OR3T80 00XXX001 BA 5979 R15C3 OR3T125 OR3T20 OR3T30 OR3T55 PT10 PT11 PT12 PDF

    Atlas V quantum

    Abstract: 132217 RCA-Y PM7324 Atlas IV quantum wsa0
    Text: PM7324 S/UNI-ATLAS S/UNI-ATLAS DATASHEET PMC-1971154 ISSUE 7 S/UNI-ATM LAYER SOLUTION PM7324 S/UNI-ATLAS SATURN USER NETWORK INTERFACE ATM LAYER SOLUTION DATASHEET ISSUE 7: JANUARY, 2000 PMC-Sierra, Inc. 105 - 8555 Baxter Place Burnaby, BC Canada V5A 4V7 604 .415.6000


    Original     		PM7324 PMC-1971154 PM7324 PMC-970622 Atlas V quantum 132217 RCA-Y Atlas IV quantum wsa0 PDF

    radix-8 FFT

    Abstract: yswa BR17 CI23 radix DSP24 24PORTB DR17 64 point radix 4 FFT dsp24s
    Text: DSP Architectures Transform Your World DSP24 TM High Performance Scalable DSP Chip DSP Architectures Data Sheet Real 24 PORT A Imag 24 DSP24 Imag 24 24 24 X I NP U TB US Y INPUT BU S OUTPU TB US 24 48 Imag 24 Scheduler/ Controller X Y Memory A 24 Memory B


    Original     		DSP24 432-lead DSP24-Y-100-C DSPA-DSP24DS radix-8 FFT yswa BR17 CI23 radix DSP24 24PORTB DR17 64 point radix 4 FFT dsp24s PDF

    DY6009

    Abstract: DY6020 DY6035 DY6055 DynaChip IO258 dy6000-family
    Text: DY6000 Family FAST Field Programmable Gate Array™ Features • • • • • • • • • • • • • • • • • • • • • Predictable, Fast, Patented Active Repeater™ Architecture I/O Data-Transfer Rates up to 200MHz 2.7ns I/O Clock-to-Output Time with 10pf Load;


    Original     		DY6000TM 200MHz 32-Bit 125MHz 8MHz-to-200MHz 200ps 150ps DY6000, DL5000, DY6000 DY6009 DY6020 DY6035 DY6055 DynaChip IO258 dy6000-family PDF

    Field-Programmable Gate Arrays

    Abstract: MPC8260 MPC860
    Text: Product Brief January 15, 2002 ORCA Series 4 Field-Programmable Gate Arrays Introduction • Traditional I/O selections: — LVTTL and LVCMOS 3.3 V, 2.5 V, and 1.8 V I/Os. — Per pin-selectable I/O clamping diodes provide 3.3 V PCI compliance. — Individually programmable drive capability:


    Original     		sink/12 256-Pin 352-Pin 416-Pin 432-Pin 680-Pin PB02-027NCIP PB01-046NCIP) Field-Programmable Gate Arrays MPC8260 MPC860 PDF

    OR2C12A

    Abstract: ps304 S208 ATT2C
    Text: Product Brief January 2002 ORCA Series 2 Field-Programmable Gate Arrays Features • ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ High-performance, cost-effective, low-power 0.35 µm CMOS technology OR2CxxA , 0.3 µm CMOS technology (OR2TxxA), and 0.25 µm CMOS technology


    Original     		16-bit 32-bit 100-Pin 144-Pin 160-Pin 256-Pin BA256 304-Pin S304/ PS304 OR2C12A ps304 S208 ATT2C PDF

    CT-GWC

    Abstract: CT-GWC3336 entropia entropia api Centillium Communications POS-PHY ATM format G.729
    Text: Entropia CT-GWC3336 Voice Processor Features — Comfort noise generation CNG — Per channel A-law and µ-law support and conversion — Automatic detection of fax/data modem calls and revert to 64 kbps PCM — Comprehensive tone detection and processing for


    Original     		CT-GWC3336 CT-GWC CT-GWC3336 entropia entropia api Centillium Communications POS-PHY ATM format G.729 PDF

    LUCENT 277

    Abstract: ci 7495 intel FPGA CI LM 555
    Text: Product Brief November 1999 ORCA OR3LxxxB Series Field-Programmable Gate Arrays Features • Abundant hierarchical routing resources based on routing two data nibbles and two control lines per set provide for faster place and route implementations and less routing delay.


    Original     		PN00-012FPGA PN99-053FPGA) LUCENT 277 ci 7495 intel FPGA CI LM 555 PDF

    XC95144

    Abstract: XC9500 XC95108 XC95180 XC95216 XC9536 XC9572 2-bit adder layout xapp x5878
    Text:  Designing with XC9500 CPLDs XAPP 073 - January, 1997 Version 1.0 Application Note Summary This application note will help designers understand the XC9500 architecture and how to get the best performance from these devices. Xilinx Family XC9500 Introduction


    Original     		XC9500 XC9500 XC95144 XC95108 XC95180 XC95216 XC9536 XC9572 2-bit adder layout xapp x5878 PDF

    132-PIN CERAMIC PIN GRID ARRAY CPGA

    Abstract: A3265DX Actel A1240 WD109 A1225XL A1240XL A1280XL A32100DX A32140DX A32200DX
    Text: Integrator Series FPGAs – 1200XL and 3200DX Familes Features Cadence, Escalade, Exemplar, IST, Mentor Graphics, Synopsys and Viewlogic • JTAG 1149.1 Boundary Scan Testing High Capacity • • • • 2,500 to 40,000 logic gates Up to 4 Kbits configurable dual-port SRAM


    Original     		1200XL 3200DX 132-PIN CERAMIC PIN GRID ARRAY CPGA A3265DX Actel A1240 WD109 A1225XL A1240XL A1280XL A32100DX A32140DX A32200DX PDF

    IC TTL 7495 diagram and truth table

    Abstract: BA 5979 S AM 5766 BA 5979 motorola s240 pin diagram of ic 7495 Xilinx counter transistor on 4409 PR25D inverter design using plc
    Text: Data Sheet June 1999 ORCA Series 3C and 3T Field-Programmable Gate Arrays Features • ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ High-performance, cost-effective, 0.35 µm OR3C and 0.3 µm (OR3T) 4-level metal technology, (4- or 5-input look-up table delay of 1.1 ns with -7 speed grade in


    Original     		DS99-087FPGA DS98-163FPGA-01) IC TTL 7495 diagram and truth table BA 5979 S AM 5766 BA 5979 motorola s240 pin diagram of ic 7495 Xilinx counter transistor on 4409 PR25D inverter design using plc PDF

    A7721

    Abstract: A7817 int1200 h30 tb15 A7801 IXP1200 a7737 a7741 a4772-01 A7747
    Text: IXP1200 Network Processor Datasheet Product Features The IXP1200 Network Processor delivers high-performance processing power and flexibility to a wide variety of LAN and telecommunications products. Distinguishing features of the IXP1200 are the performance of ASIC hardware


    Original     		IXP1200 64-bit A6278-02 A7721 A7817 int1200 h30 tb15 A7801 a7737 a7741 a4772-01 A7747 PDF

    PT35c transistor

    Abstract: pt35c transistor pt36c me 4946 PBGA PR25D transistor on 4409 307-45 4946 ah lm 458 ic
    Text: Data Addendum March 2002 ORCA OR3LxxxB Series Field-Programmable Gate Arrays Introduction This data addendum refers to the information found in the ORCA® Series 3C and 3T Field-Programmable Gate Arrays Data Sheet. • ■ Features ■ ■ ■ ■ ■ ■


    Original     		16-bit OR3L165B OR3L225B OR3L165B7PS208I-DB OR3L165B7PS240I-DB OR3L165B7BA352I-DB OR3L165B7BC432I-DB OR3L165B7BM680I-DB OR3L225B7BC432I-DB OR3L225B7BM680I-DB PT35c transistor pt35c transistor pt36c me 4946 PBGA PR25D transistor on 4409 307-45 4946 ah lm 458 ic PDF

    PT15D

    Abstract: OR2T40A-6PS208I R4C18
    Text: Data Sheet August 2002 ORCA Series 2 Field-Programmable Gate Arrays Features • ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ High-performance, cost-effective, low-power 0.35 µm CMOS technology OR2CxxA , 0.3 µm CMOS technology (OR2TxxA), and 0.25 µm CMOS technology


    Original     		16-bit 32-bit OR2T10A OR2T15A OR2T15B OR2T26A OR2T40A OR2T40B DS99-094FPGA DS98-022FPGA) PT15D OR2T40A-6PS208I R4C18 PDF

    vhdl code for pcm bit stream generator

    Abstract: No abstract text available
    Text: Preliminary Data Sheet January 2002 ORCA ORT4622 Field-Programmable System Chip FPSC Four-Channel x 622 Mbits/s Backplane Transceiver Introduction Lattice has developed a solution for designers who need the many advantages of FPGA-based design implementation, coupled with high-speed serial backplane data transfer. The 622 Mbits/s backplane transceiver offers a clockless, high-speed interface for


    Original     		ORT4622 432-Pin BC432 680-Pin BM680 DS00-110FPGA vhdl code for pcm bit stream generator PDF

    LATTICE 3000 family

    Abstract: No abstract text available
    Text: Lattice Overview include conventional gate-arrays, standard cells and full custom logic circuits , and PLDs. General Lattice Semiconductor Corporation designs, develops and markets high performance programmable logic devices PLDs) and related development system software.


    Original     		PDF

    BA 5979

    Abstract: br06 lm 398- SAMPLE AND HOLD OR3T125 OR3T20 OR3T30 OR3T55 PT10 diagram for 3 bits binary multiplier circuit ic 7490 truth table
    Text: Data Sheet March 2002 ORCA Series 3C and 3T Field-Programmable Gate Arrays Features • ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ High-performance, cost-effective, 0.35 µm OR3C and 0.3 µm (OR3T) 4-level metal technology, (4- or 5-input look-up table delay of 1.1 ns with -7 speed grade in


    Original     		PDF

    EDLB4

    Abstract: RY 485 ESA 132217 upc 451 PM7328 uaf41 LB07 R/nd 32
    Text: PM7328 S/UNI-ATLAS-1K800 STANDARD PRODUCT DATASHEET ISSUE 2 ATM LAYER SOLUTION :4 3: 19 PM PMC-2010142 an ua ry ,2 00 3 11 PM7328 Su nd ay ,0 5J S/UNI-ATLAS-1K800 sil ico ne xp er to n ATM LAYER SOLUTION PROPRIETARY AND CONFIDENTIAL RELEASED ISSUE 2: JUNE 2001


    Original     		PM7328 S/UNI-ATLAS-1K800 PMC-2010142 PM7328 PMC-1971154 EDLB4 RY 485 ESA 132217 upc 451 uaf41 LB07 R/nd 32 PDF

    Untitled

    Abstract: No abstract text available
    Text: Integrator Series FPGAs - 1200XL and 3200DX Famüies Features Cadence, Escalade, Exemplar, 1ST, M entor Graphics, Synopsys and Viewlogic High C a p a c ity • JTAG1149.1 Boundary Scan Testing • 2,500 to 40,000 logic gates • Up to 4 Kbits configurable dual-port SRAM


    OCR Scan     		1200XL 3200DX JTAG1149 MO-136 PDF

    abb ac drive circuit diagram

    Abstract: No abstract text available
    Text: DATASHEET PM PMC-971154 ISSUE 5 p r e li m in a r y STANDARD PRODUCT | ^ I \ # I • PMC-Sierra, Inc. PM7324 sajni-a t l a s S/UNI-A TM LA YER SOLUTION PM7324 S/UNI-ATLAS SATURN USER NETWORK INTERFACE ATM LAYER SOLUTION DATASHEET PRELIMINARY ISSUE 5: JAN 1999


    OCR Scan     		PMC-971154 PM7324 PM7324 DGED144 31x31 1D04111 D05DLD3 abb ac drive circuit diagram PDF

    Opti 82C700

    Abstract: No abstract text available
    Text: ACPI 64-Bit CPU Single Chip Notebook Solution Preliminary Data Book Revision: 1.0 912-2000-015 February 28, 1997 Copyright C o p y rig h t 1997, OPTi Inc. All rights reserved. No part of this publication may be reproduced, transm itted, tra n ­ scribed, stored in a retrieval system , or translated into any language or com puter language, in any form or by any


    OCR Scan     		64-Bit Opti 82C700 PDF

    tic 2250

    Abstract: 2c14r ap13 eam
    Text: Preliminary Data Sheet May 1998 m icroelectronics group Lucent Technologies Bell Labs Innovations ORCA 0R3Cxx 5 V and 0R3Txxx (3.3 V) Series Field-Programmable Gate Arrays Features • High-performance, cost-effective, 0.35 4-level metal technology, with a migration plan to 0.25


    OCR Scan     		16-bit two58) DS98-163FPGA DS97-282FPGA) tic 2250 2c14r ap13 eam PDF