Untitled
Abstract: No abstract text available
Text: 164 CONNECTION DIAGRAM PINOUT A b V 54/74164 o n > lr> . 54LS/74LS164 7 SERIAL-IN PARALLEL-OUT SHIFT REGISTER DESCRIPTION— The '164 is a high speed 8-bit serial-in parallel-out shift register. Serial data is entered through a 2-input AND gate synchronous with
|
OCR Scan
|
54LS/74LS164
54/74LS
|
PDF
|
REF028
Abstract: CLKB25 AD591 RSVD16 PC PSU CIRCUIT diagram ad54 ad5462 AD42/172Z-0 AD29 AD30
Text: B Layout and Circuit Diagrams This appendix contains layout and circuit details of the PCI backplane. 1 July 1997 – Subject To Change Layout and Circuit Diagrams B–1 zz001 Figure B–1 Backplane Arrangement in a PC/AT Chassis. B–2 Layout and Circuit Diagrams
|
Original
|
zz001
zz008
REF028
CLKB25
AD591
RSVD16
PC PSU CIRCUIT diagram
ad54
ad5462
AD42/172Z-0
AD29
AD30
|
PDF
|
S1513
Abstract: 3148 7139
Text: 1L0&G21L00+#%DWWHULHVn#&KDUJHU 3URWHFWRU#,FV 5877315[[$#6 5,(6 $33/,&$7,21#0$18$/ NO. EA-070-0006 Ni-Cd/Ni-MH Batteries’ Charger Protector Ics 5877315[[$#6(5,(6 OUTLINE
|
Original
|
G21L00+
EA-070-0006
R5440N2xxA
2SB1028E
1N4001A
HOO05
S1513
3148
7139
|
PDF
|
948C
Abstract: MRFIC1805 MRFIC1805R2
Text: MOTOROLA Order this document by MRFIC1805/D SEMICONDUCTOR TECHNICAL DATA The MRFIC Line MRFIC1805 1.9 GHz GaAs Power Amplifier This two–stage class AB monolithic GaAs amplifier in a low–cost 16 lead plastic package is designed for output or driver applications in 1.9 GHz PCS
|
Original
|
MRFIC1805/D
MRFIC1805
948C
MRFIC1805
MRFIC1805R2
|
PDF
|
948C
Abstract: MRFIC1805 MRFIC1805R2
Text: MOTOROLA Order this document by MRFIC1805/D SEMICONDUCTOR TECHNICAL DATA The MRFIC Line MRFIC1805 1.9 GHz GaAs Power Amplifier This two–stage class AB monolithic GaAs amplifier in a low–cost 16 lead plastic package is designed for output or driver applications in 1.9 GHz PCS
|
Original
|
MRFIC1805/D
MRFIC1805
948C
MRFIC1805
MRFIC1805R2
|
PDF
|
MBC13916
Abstract: motorola zc 527 5cm1
Text: Technical Data MBC13916/D Rev. 0, mm/2002 MBC13916 General Purpose SiGe:C RF Cascode Amplifier Scale 2:1 Package Information Plastic Package Case 1404 (SOT-343R) Ordering Information Device Device Marking Package MBC13916T1 916 SOT-343R The MBC13916 is a cost-effective, high isolation amplifier fabricated with Motorola’s
|
Original
|
MBC13916/D
mm/2002
MBC13916
OT-343R)
MBC13916T1
OT-343R
MBC13916
MRFIC0916
OT-343R
MRFIC0916,
motorola zc 527
5cm1
|
PDF
|
motorola zc 527
Abstract: S12 sot 23-6
Text: MBC13916 The RF Building Block Series General Purpose SiGe:C RF Cascode Amplifier GENERAL PURPOSE SiGe:C RF CASCODE AMPLIFIER The MBC13916 is a cost–effective, high isolation amplifier fabricated with Motorola’s Advanced RF BiCMOS process using the SiGe:C module. It is
|
Original
|
MBC13916
MBC13916
MRFIC0916
MRFIC0916,
motorola zc 527
S12 sot 23-6
|
PDF
|
5256VA
Abstract: 5384VA 5512VA 208-Pin PQFP b09 n03
Text: ispLSI 5256VA In-System Programmable 3.3V SuperWIDE High Density PLD Functional Block Diagram Input Bus Generic Logic Block Generic Logic Block Boundary Scan Interface Input Bus Generic Logic Block Input Bus Input Bus Input Bus Generic Logic Block • SuperWIDE HIGH DENSITY IN-SYSTEM
|
Original
|
5256VA
5256VA-125LB272
272-Ball
5256VA-125LQ208
208-Pin
5256VA-125LB208
208-Ball
5256VA-100LB272
5256VA-100LQ208
5256VA
5384VA
5512VA
208-Pin PQFP
b09 n03
|
PDF
|
144310
Abstract: ADL5322 ADL5323 ADL5323ACPZ-R7
Text: 1700 MHz to 2400 MHz GaAs Matched RF PA Predriver ADL5323 FUNCTIONAL BLOCK DIAGRAM Internally matched to 50 Ω input and output Internally biased Operating frequency: 1700 MHz to 2400 MHz Gain: 20 dB OIP3: 43 dBm P1 dB: 28 dBm Noise figure: 5 dB 3 mm x 3 mm LFCSP
|
Original
|
ADL5323
CDMA2000,
30kHz
300kHz
ADL5323ACPZ-R7
ADL5323ACPZ-WP1
ADL5323-EVAL
144310
ADL5322
ADL5323
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 1700 MHz to 2400 MHz GaAs Matched RF PA Predriver ADL5323 FUNCTIONAL BLOCK DIAGRAM Internally matched to 50 Ω input and output Internally biased Operating frequency: 1700 MHz to 2400 MHz Gain: 20 dB OIP3: 43 dBm P1 dB: 28 dBm Noise figure: 5 dB 3 mm x 3 mm LFCSP
|
Original
|
ADL5323
CDMA2000,
30kHz
300kHz
ADL5323ACPZ-R7
ADL5323ACPZ-WP1
ADL5323-EVAL
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Order this document by MBC13916/D MBC13916 The RF Building Block Series General Purpose SiGe:C RF Cascode Amplifier GENERAL PURPOSE SiGe:C RF CASCODE AMPLIFIER The MBC13916 is a cost–effective, high isolation amplifier fabricated with Motorola’s Advanced RF BiCMOS process using the SiGe:C module. It is
|
Original
|
MBC13916/D
MBC13916
MBC13916
MRFIC0916
MRFIC0916,
MBC13916/D
|
PDF
|
PRF10
Abstract: MBC13916 MBC13916T1 MRFIC0916 937 motorola 0933 34 motorola zc 527
Text: Order this document by MBC13916/D MBC13916 The RF Building Block Series General Purpose SiGe:C RF Cascode Amplifier GENERAL PURPOSE SiGe:C RF CASCODE AMPLIFIER The MBC13916 is a cost–effective, high isolation amplifier fabricated with Motorola’s Advanced RF BiCMOS process using the SiGe:C module. It is
|
Original
|
MBC13916/D
MBC13916
MBC13916
MRFIC0916
MRFIC0916,
PRF10
MBC13916T1
937 motorola
0933 34
motorola zc 527
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 1700 MHz to 2400 MHz GaAs Matched RF PA Predriver ADL5323 Data Sheet FUNCTIONAL BLOCK DIAGRAM Internally matched to 50 Ω input and output Internally biased Operating frequency: 1700 MHz to 2400 MHz Gain: 20 dB OIP3: 43 dBm P1 dB: 28 dBm Noise figure: 5 dB
|
Original
|
ADL5323
CDMA2000,
30kHz
300kHz
ADL5323ACPZ-R7
ADL5323-EVALZ
D06058-0-11/13
|
PDF
|
MBC13916
Abstract: MBC13916T1 MRFIC0916 motorola zc 527 Motorola Zc 34
Text: Freescale Semiconductor, Inc. Order this document by MBC13916/D MBC13916 The RF Building Block Series Freescale Semiconductor, Inc. General Purpose SiGe:C RF Cascode Amplifier GENERAL PURPOSE SiGe:C RF CASCODE AMPLIFIER The MBC13916 is a cost–effective, high isolation amplifier fabricated with
|
Original
|
MBC13916/D
MBC13916
MBC13916
MRFIC0916
MRFIC0916,
MBC13916T1
motorola zc 527
Motorola Zc 34
|
PDF
|
|
|
3256E
Abstract: No abstract text available
Text: ispLSI 3256E In-System Programmable High Density PLD Functional Block Diagram G3 H0 A0 A1 OR Array A2 A3 ORP ORP • IN-SYSTEM PROGRAMMABLE — 5V In-System Programmable ISP using Lattice ISP or Boundary Scan Test (IEEE 1149.1) Protocol — Increased Manufacturing Yields, Reduced Time-toMarket, and Improved Product Quality
|
Original
|
3256E
3256E-100LQ1
304-Pin
3256E-100LQA
3256E-100LB320
320-Ball
3256E-70LQ1
3256E-70LQA
3256E
|
PDF
|
Untitled
Abstract: No abstract text available
Text: ispLSI 3256E In-System Programmable High Density PLD Functional Block Diagram G3 H0 A0 A1 OR Array A2 A3 ORP ORP • IN-SYSTEM PROGRAMMABLE — 5V In-System Programmable ISP using Lattice ISP or Boundary Scan Test (IEEE 1149.1) Protocol — Increased Manufacturing Yields, Reduced Time-toMarket, and Improved Product Quality
|
Original
|
3256E
0212/3256E
3256E-100LM
3256E-100LB320
3256E-70LM
3256E-70LB320
304-Pin
320-Ball
|
PDF
|
3256E
Abstract: No abstract text available
Text: ispLSI 3256E High Density Programmable Logic Functional Block Diagram G3 H0 A0 A1 OR Array A2 A3 ORP ORP • IN-SYSTEM PROGRAMMABLE — 5V In-System Programmable ISP using Lattice ISP or Boundary Scan Test (IEEE 1149.1) Protocol — Increased Manufacturing Yields, Reduced Time-toMarket, and Improved Product Quality
|
Original
|
3256E
0212/3256E
3256E-100LM
304-Pin
3256E-100LB320
320-Ball
3256E-70LM
3256E
|
PDF
|
036 84, 036 85, 036 86 rondorex w21
Abstract: kc 59 246 3256E
Text: ispLSI 3256E In-System Programmable High Density PLD Functional Block Diagram G3 H0 A0 A1 OR Array A2 A3 ORP ORP • IN-SYSTEM PROGRAMMABLE — 5V In-System Programmable ISP using Lattice ISP or Boundary Scan Test (IEEE 1149.1) Protocol — Increased Manufacturing Yields, Reduced Time-toMarket, and Improved Product Quality
|
Original
|
3256E
E2CMOS149
0212/3256E
3256E-100LM
304-Pin
3256E-100LB320
320-Ball
3256E-70LM
036 84, 036 85, 036 86 rondorex w21
kc 59 246
3256E
|
PDF
|
kc 59 246
Abstract: 3256E
Text: ispLSI 3256E In-System Programmable High Density PLD Functional Block Diagram G3 H0 A0 A1 OR Array A2 A3 ORP ORP • IN-SYSTEM PROGRAMMABLE — 5V In-System Programmable ISP using Lattice ISP or Boundary Scan Test (IEEE 1149.1) Protocol — Increased Manufacturing Yields, Reduced Time-toMarket, and Improved Product Quality
|
Original
|
3256E
0212/3256E
3256E-100LQ
304-Pin
3256E-100LB320
320-Ball
3256E-70LQ
kc 59 246
3256E
|
PDF
|
Untitled
Abstract: No abstract text available
Text: TGF2023-2-02 12 Watt Discrete Power GaN on SiC HEMT Applications • Defense & Aerospace • Broadband Wireless Product Features • • • • • • • Functional Block Diagram Frequency Range: DC - 18 GHz 40.1 dBm Nominal PSAT at 3 GHz 73.3% Maximum PAE
|
Original
|
TGF2023-2-02
TQGaN25
TGF2023-2-02
DC-18
|
PDF
|
XC5400
Abstract: 63E17 XC5402 XC5410 XC5415 h8 family xc5406 g1189 XC5202 XC5204
Text: XC5400 HardWire Array Family Preliminary Product Specification Features Description • Mask Programmed version of the XC5200 Field Programmable Gate Array FPGA – Specifically designed for easy XC5200 conversion – Significant cost reduction for high volume
|
Original
|
XC5400
XC5200
BG225
BG352
63E17
XC5402
XC5410
XC5415
h8 family
xc5406
g1189
XC5202
XC5204
|
PDF
|
XC5402
Abstract: XC5406 XC5410
Text: f l XILINX XC5400 Hardwire Array Family Preliminary Product Specification Features Description • Mask Programmed version of the XC5200 Field Programmable Gate Array FPGA - Specifically designed for easy XC5200 conversion - Significant cost reduction for high volume
|
OCR Scan
|
XC5200
pBG352
BG225
BG352
XC5402
XC5406
XC5410
|
PDF
|
QL2007
Abstract: 77-I PF144 PL84 PQ208 QL2007-1PF144C QL2007-1PL84C QL2007-1PQ208C
Text: Appendix I - QL2007 Pinout Diagrams Appendix I: QL2007 Pinout Diagrams QL2007 Packages Summary Total # Pins Package Type No Connect VCC and GND JTAG/ Prog Clock 84 144 208 PLCC TQFP PQFP 8 20 28 6 6 6 4 4 4 User Pins Input-Only Input/Output 4 4 4 62 110 166
|
Original
|
QL2007
QL2007-1PL84C
QL2007)
77-I
PF144
PL84
PQ208
QL2007-1PF144C
QL2007-1PL84C
QL2007-1PQ208C
|
PDF
|
xc4413
Abstract: P23S Xilinx XC4013 XC4410 P181 V8 XC4406 XC4405 XC4403 xc442 XC4400
Text: £ XILINX* XC4400 Hardwire Array Family Preliminary Product Specification Features Description • Mask-programmed versions of Programmable Logic Cell Arrays FPGA The XC4400 Series Hardwire Arrays are advanced maskprogrammed versions of the XC4000 programmable de
|
OCR Scan
|
XC4000/E
XC4000E
PG299
xc4413
P23S
Xilinx XC4013
XC4410
P181 V8
XC4406
XC4405
XC4403
xc442
XC4400
|
PDF
|
