74SSTUB32864A Search Results

74SSTUB32864A Price and Stock

Filter by Manufacturer


Rochester Electronics LLC 74SSTUB32864AZKER D FLIP-FLOP, SSTU SERIES, 1-FUNC
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
DigiKey	74SSTUB32864AZKER	Bulk	2,000		46	1 - 10 - 100 $6.59 1000 $6.59 10000 $6.59	Buy Now
Texas Instruments 74SSTUB32864AZKER Registered Buffer Single-Element 25-CH CMOS 96-Pin BGA MICROSTAR T/R
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
Verical	74SSTUB32864AZKER		2,000		49	1 - 10 - 100 $7.45 1000 $6.7375 10000 $6.7375	Buy Now
Rochester Electronics	74SSTUB32864AZKER		2,000		1	1 $6.34 10 $6.34 100 $5.96 1000 $5.39 10000 $5.39	Buy Now

74SSTUB32864A Datasheets (1)

Part	ECAD Model	Manufacturer	Description	Curated	Datasheet Type	PDF
74SSTUB32864AZKER		Texas Instruments	25-Bit Configurable Registered Buffer with SSTL_18 Inputs and Outputs 96-LFBGA 0 to 70		Original	PDF

74SSTUB32864A Datasheets Context Search

Catalog Datasheet	Type	Document Tags	PDF
74SSTUB32864AZKER Abstract: Q11A Q13A Text: 74SSTUB32864A www.ti.com SCAS838 – OCTOBER 2006 25-BIT CONFIGURABLE REGISTERED BUFFER • FEATURES • • • • Member of the Texas Instruments Widebus+ Family Pinout Optimizes DDR2 DIMM PCB Layout Configurable as 25-Bit 1:1 or 14-Bit 1:2 Registered Buffer	Original	74SSTUB32864A SCAS838 25-BIT 14-Bit 74SSTUB32864AZKER Q11A Q13A	PDF
Untitled Abstract: No abstract text available Text: 74SSTUB32864A www.ti.com SCAS838 – OCTOBER 2006 25-BIT CONFIGURABLE REGISTERED BUFFER • FEATURES • • • • Member of the Texas Instruments Widebus+ Family Pinout Optimizes DDR2 DIMM PCB Layout Configurable as 25-Bit 1:1 or 14-Bit 1:2 Registered Buffer	Original	74SSTUB32864A SCAS838 25-BIT 14-Bit	PDF
Untitled Abstract: No abstract text available Text: 74SSTUB32864A www.ti.com SCAS838 – OCTOBER 2006 25-BIT CONFIGURABLE REGISTERED BUFFER • FEATURES • • • • Member of the Texas Instruments Widebus+ Family Pinout Optimizes DDR2 DIMM PCB Layout Configurable as 25-Bit 1:1 or 14-Bit 1:2 Registered Buffer	Original	74SSTUB32864A SCAS838 25-BIT 14-Bit	PDF
Untitled Abstract: No abstract text available Text: 74SSTUB32864A www.ti.com SCAS838 – OCTOBER 2006 25-BIT CONFIGURABLE REGISTERED BUFFER • FEATURES • • • • Member of the Texas Instruments Widebus+ Family Pinout Optimizes DDR2 DIMM PCB Layout Configurable as 25-Bit 1:1 or 14-Bit 1:2 Registered Buffer	Original	74SSTUB32864A SCAS838 25-BIT 14-Bit	PDF
Untitled Abstract: No abstract text available Text: 74SSTUB32864A www.ti.com SCAS838 – OCTOBER 2006 25-BIT CONFIGURABLE REGISTERED BUFFER • FEATURES • • • • Member of the Texas Instruments Widebus+ Family Pinout Optimizes DDR2 DIMM PCB Layout Configurable as 25-Bit 1:1 or 14-Bit 1:2 Registered Buffer	Original	74SSTUB32864A SCAS838 25-BIT 14-Bit	PDF
Untitled Abstract: No abstract text available Text: 74SSTUB32864A www.ti.com SCAS838 – OCTOBER 2006 25-BIT CONFIGURABLE REGISTERED BUFFER • FEATURES • • • • Member of the Texas Instruments Widebus+ Family Pinout Optimizes DDR2 DIMM PCB Layout Configurable as 25-Bit 1:1 or 14-Bit 1:2 Registered Buffer	Original	74SSTUB32864A SCAS838 25-BIT 14-Bit	PDF
Untitled Abstract: No abstract text available Text: 74SSTUB32864A www.ti.com SCAS838 – OCTOBER 2006 25-BIT CONFIGURABLE REGISTERED BUFFER • FEATURES • • • • Member of the Texas Instruments Widebus+ Family Pinout Optimizes DDR2 DIMM PCB Layout Configurable as 25-Bit 1:1 or 14-Bit 1:2 Registered Buffer	Original	74SSTUB32864A SCAS838 25-BIT 14-Bit	PDF
Untitled Abstract: No abstract text available Text: 74SSTUB32864A www.ti.com SCAS838 – OCTOBER 2006 25-BIT CONFIGURABLE REGISTERED BUFFER • FEATURES • • • • Member of the Texas Instruments Widebus+ Family Pinout Optimizes DDR2 DIMM PCB Layout Configurable as 25-Bit 1:1 or 14-Bit 1:2 Registered Buffer	Original	74SSTUB32864A SCAS838 25-BIT 14-Bit	PDF
Untitled Abstract: No abstract text available Text: 74SSTUB32864A www.ti.com SCAS838 – OCTOBER 2006 25-BIT CONFIGURABLE REGISTERED BUFFER • FEATURES • • • • Member of the Texas Instruments Widebus+ Family Pinout Optimizes DDR2 DIMM PCB Layout Configurable as 25-Bit 1:1 or 14-Bit 1:2 Registered Buffer	Original	74SSTUB32864A SCAS838 25-BIT 14-Bit	PDF
Untitled Abstract: No abstract text available Text: 74SSTUB32864A www.ti.com SCAS838 – OCTOBER 2006 25-BIT CONFIGURABLE REGISTERED BUFFER • FEATURES • • • • Member of the Texas Instruments Widebus+ Family Pinout Optimizes DDR2 DIMM PCB Layout Configurable as 25-Bit 1:1 or 14-Bit 1:2 Registered Buffer	Original	74SSTUB32864A SCAS838 25-BIT 14-Bit	PDF
schematic diagram atx Power supply 500w Abstract: pioneer PAL 012A 1000w inverter PURE SINE WAVE schematic diagram 600va numeric ups circuit diagrams winbond bios 25064 TLE 9180 infineon smsc MEC 1300 nu TBE schematic diagram inverter 2000w DK55 circuit diagram of luminous 600va UPS Text: QUICK INDEX NEW IN THIS ISSUE! Detailed Index - See Pages 3-24 Digital Signal Processors, iCoupler , iMEMS® and iSensor . . . . . 805, 2707, 2768-2769 Connectors, Cable Assemblies, IC Sockets . . . . . . . . . . . 28-568 RF Connectors . . . . . . . . . . . . . . . . . . . . . . Pages 454-455	Original	P462-ND P463-ND LNG295LFCP2U LNG395MFTP5U US2011) schematic diagram atx Power supply 500w pioneer PAL 012A 1000w inverter PURE SINE WAVE schematic diagram 600va numeric ups circuit diagrams winbond bios 25064 TLE 9180 infineon smsc MEC 1300 nu TBE schematic diagram inverter 2000w DK55 circuit diagram of luminous 600va UPS	PDF
INSSTE32882 Abstract: maxim dallas 2501 P16CV SY100EL16 SN65MLVD201 SN65EPT22 INCU877 INCUA877 ttl crystal oscillator using 7404 P16CV857B Text: Clocks and Timing Guide www.ti.com/clocks 2Q 2009 2 Clocks and Timing Guide ➔ Clocks and Timing Selection Tree Clocks by Function Clock Distribution Non- PLL Fanout Buffers PLL Buffers RF Synthesizers Clock Generation General Purpose Generator/Synthesizer	Original		PDF
INSSTE32882 Abstract: maxim dallas 2501 insstua32866 INSSTU32864 INSSTU32866 ttl crystal oscillator using CIRCUIT DIAGRAM INCUA877 ps 2501 dallas GSM home automation block diagram INCU877 Text: Clocks and Timing Guide www.ti.com/clocks 2Q 2009 2 Clocks and Timing Guide ➔ Clocks and Timing Selection Tree Clocks by Function Clock Distribution Non- PLL Fanout Buffers PLL Buffers RF Synthesizers Clock Generation General Purpose Generator/Synthesizer	Original		PDF
SB865A Abstract: SB866A ddr2 PLL JESD82 SSTUx32864 SSTU32868 JEDEC DDR2-400 2rx8 SB866 SN74SSTUB32866 Text: Application Report SCAA101 – March 2009 DDR2 Memory Interface Clocks and Registers – Overview Christian Schmoeller . CDC - Clock Distribution Circuits ABSTRACT This application report gives an overview of the existing JEDEC DDR2 Register and	Original	SCAA101 SB865A SB866A ddr2 PLL JESD82 SSTUx32864 SSTU32868 JEDEC DDR2-400 2rx8 SB866 SN74SSTUB32866	PDF