Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    74HC00 GATE Search Results

    74HC00 GATE Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    TC74HC00AP Toshiba Electronic Devices & Storage Corporation CMOS Logic IC, Quad 2-Input/NAND, DIP14 Visit Toshiba Electronic Devices & Storage Corporation
    DFE2016CKA-1R0M=P2 Murata Manufacturing Co Ltd Fixed IND 1uH 1800mA NONAUTO Visit Murata Manufacturing Co Ltd
    LQW18CN55NJ0HD Murata Manufacturing Co Ltd Fixed IND 55nH 1500mA POWRTRN Visit Murata Manufacturing Co Ltd
    LQW18CNR56J0HD Murata Manufacturing Co Ltd Fixed IND 560nH 450mA POWRTRN Visit Murata Manufacturing Co Ltd
    DFE322520F-2R2M=P2 Murata Manufacturing Co Ltd Fixed IND 2.2uH 4400mA NONAUTO Visit Murata Manufacturing Co Ltd

    74HC00 GATE Datasheets Context Search

    Catalog Datasheet Type Document Tags PDF

    Untitled

    Abstract: No abstract text available
    Text: 74HC00 Quad 2-Input NAND Gate High-Performance Silicon-Gate CMOS The 74HC00 is identical in pinout to the LS00. The device inputs are compatible with Standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs. http://onsemi.com Features


    Original     		74HC00 74HC00 74HC00/D PDF

    Untitled

    Abstract: No abstract text available
    Text: 74HC00 Quad 2−Input NAND Gate High−Performance Silicon−Gate CMOS The 74HC00 is identical in pinout to the LS00. The device inputs are compatible with Standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs. http://onsemi.com


    Original     		74HC00 74HC00 74HC00/D PDF

    IC 74HC00

    Abstract: No abstract text available
    Text: 74HC00-Q100; 74HCT00-Q100 Quad 2-input NAND gate Rev. 1 — 12 July 2012 Product data sheet 1. General description The 74HC00-Q100; 74HCT00-Q100 are high-speed Si-gate CMOS devices that comply with JEDEC standard no. 7A. They are pin compatible with Low-power Schottky TTL


    Original     		74HC00-Q100; 74HCT00-Q100 74HCT00-Q100 AEC-Q100 74HC00-Q100: IC 74HC00 PDF

    74HC00

    Abstract: tPHL 74hc00 74hc00t CI 74HC00 74hc00 and gates 74hc00 tphl tplh 14 pin 74HC00 74hc00 on 74HC00 ordering information cmos 74hc00
    Text: 74HC00 QUADRUPLE 2-INPUT NAND GATES Description Pin Assignments The 74HC00 provides provides four independent 2-input NAND gates with standard push-pull outputs. The device is designed for operation with a power supply range of 2.0V to 6.0V. The gates perform the Boolean function:


    Original     		74HC00 74HC00 A115-A) 000-V A114-A) C101C) DS35319 tPHL 74hc00 74hc00t CI 74HC00 74hc00 and gates 74hc00 tphl tplh 14 pin 74HC00 74hc00 on 74HC00 ordering information cmos 74hc00 PDF

    Untitled

    Abstract: No abstract text available
    Text: 74HC00; 74HCT00 Quad 2-input NAND gate Rev. 6 — 14 December 2011 Product data sheet 1. General description The 74HC00; 74HCT00 are high-speed Si-gate CMOS devices that comply with JEDEC standard no. 7A. They are pin compatible with Low-power Schottky TTL LSTTL .


    Original     		74HC00; 74HCT00 74HCT00 74HC00: 74HCT00: JESD22-A114F JESD22-A115-A PDF

    74HC00 NOT GATE

    Abstract: 74HC00 74HCT00 TTL 74HC00 74HC00 national semiconductor 74HC00 B1 74HCT00N 74HC00DB 74HC00N 74HCT00D
    Text: 74HC00; 74HCT00 Quad 2-input NAND gate Rev. 5 — 25 November 2010 Product data sheet 1. General description The 74HC00; 74HCT00 are high-speed Si-gate CMOS devices that comply with JEDEC standard no. 7A. They are pin compatible with Low-power Schottky TTL LSTTL .


    Original     		74HC00; 74HCT00 74HCT00 74HC00: 74HCT00: JESD22-A114F JESD22-A115-A 74HC00 NOT GATE 74HC00 TTL 74HC00 74HC00 national semiconductor 74HC00 B1 74HCT00N 74HC00DB 74HC00N 74HCT00D PDF

    tPHL 74hc00

    Abstract: 74HC00 TTL 74HC00 74HCT00 74HC00D 74HC00DB 74HC00N 74HCT00D 74HCT00DB 74HCT00N
    Text: Philips Semiconductors Product specification Quad 2-input NAND gate 74HC00; 74HCT00 FEATURES DESCRIPTION • Complies with JEDEC standard no. 8-1A The 74HC00/74HCT00 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL LSTTL . They are specified in compliance with


    Original     		74HC00; 74HCT00 74HC00/74HCT00 EIA/JESD22-A114-A EIA/JESD22-A115-A 74HC00 OT108-1 076E06 tPHL 74hc00 74HC00 TTL 74HC00 74HCT00 74HC00D 74HC00DB 74HC00N 74HCT00D 74HCT00DB 74HCT00N PDF

    74HC00

    Abstract: 74hc00 datasheet 74HC00N 74HCT00 tPHL 74hc00 74hct00n 74HCT00D 74hc00 gate TTL 74HC00 74HC00DB
    Text: INTEGRATED CIRCUITS DATA SHEET 74HC00; 74HCT00 Quad 2-input NAND gate Product specification Supersedes data of 1997 Aug 26 2003 Jun 30 Philips Semiconductors Product specification Quad 2-input NAND gate 74HC00; 74HCT00 FEATURES DESCRIPTION • Complies with JEDEC standard no. 8-1A


    Original     		74HC00; 74HCT00 74HC00/74HCT00 EIA/JESD22-A114-A EIA/JESD22-A115-A SCA75 613508/03/pp17 74HC00 74hc00 datasheet 74HC00N 74HCT00 tPHL 74hc00 74hct00n 74HCT00D 74hc00 gate TTL 74HC00 74HC00DB PDF

    74HC00

    Abstract: 74HCT00 74HC00N 74hc00 tphl tplh 74HC00DB 74HC00PW 74HC00 B1 tPHL 74hc00 74HCT00DB 74HC00N function table
    Text: INTEGRATED CIRCUITS DATA SHEET 74HC00; 74HCT00 Quad 2-input NAND gate Product specification Supersedes data of 1997 Aug 26 2003 Jun 25 Philips Semiconductors Product specification Quad 2-input NAND gate 74HC00; 74HCT00 FEATURES DESCRIPTION • Complies with JEDEC standard no. 8-1A


    Original     		74HC00; 74HCT00 EIA/JESD22-A114-A EIA/JESD22-A115-A 74HCT00 74HC00/74HCT00 74HC00 74HC00N 74hc00 tphl tplh 74HC00DB 74HC00PW 74HC00 B1 tPHL 74hc00 74HCT00DB 74HC00N function table PDF

    HC00G

    Abstract: 74hc00 equivalent TTL 74HC00 74HC00 B1 74hc00 and gates 74HC00 74HC00DR2G 74hc00 on 74HC00D cmos 74hc00
    Text: 74HC00 Quad 2-Input NAND Gate High-Performance Silicon-Gate CMOS The 74HC00 is identical in pinout to the LS00. The device inputs are compatible with Standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs. http://onsemi.com Features


    Original     		74HC00 74HC00 SOIC-14 74HC00/D HC00G 74hc00 equivalent TTL 74HC00 74HC00 B1 74hc00 and gates 74HC00DR2G 74hc00 on 74HC00D cmos 74hc00 PDF

    74hc00

    Abstract: TTL 74HC00 74HCT00 74HCT00N 74HC00DB 74HCT00D 74HCT00DB 74HC00 B1 74HC00N function table 74HC00 ordering information
    Text: 74HC00; 74HCT00 Quad 2-input NAND gate Rev. 04 — 11 January 2010 Product data sheet 1. General description The 74HC00; 74HCT00 are high-speed Si-gate CMOS devices that comply with JEDEC standard no. 7A. They are pin compatible with Low-power Schottky TTL LSTTL .


    Original     		74HC00; 74HCT00 74HCT00 74HC00: 74HCT00: JESD22-A114F JESD22-A115-A 74hc00 TTL 74HC00 74HCT00N 74HC00DB 74HCT00D 74HCT00DB 74HC00 B1 74HC00N function table 74HC00 ordering information PDF

    TTL 74HC00

    Abstract: 74HC00 74HC00N 74HCT00 74HC00 B1 74HC00 quad CMOS nand gate CI 74HC00 74HCT00D 74HCT00N 74HC00D
    Text: Philips Semiconductors Product specification Quad 2-input NAND gate 74HC00; 74HCT00 FEATURES DESCRIPTION • Complies with JEDEC standard no. 8-1A The 74HC00/74HCT00 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL LSTTL . They are specified in compliance with


    Original     		74HC00; 74HCT00 74HC00/74HCT00 EIA/JESD22-A114-A EIA/JESD22-A115-A 74HC00 OT108-1 076E06 TTL 74HC00 74HC00 74HC00N 74HCT00 74HC00 B1 74HC00 quad CMOS nand gate CI 74HC00 74HCT00D 74HCT00N 74HC00D PDF

    74hc00n

    Abstract: 74hct00 CI 74hct00 74HC00DB 74HC00PW 74HC00 14 pin 74HC00 74HC00 B1 74HC00 ordering information 74HCT00DB
    Text: 74HC00; 74HCT00 Quad 2-input NAND gate Rev. 6 — 14 December 2011 Product data sheet 1. General description The 74HC00; 74HCT00 are high-speed Si-gate CMOS devices that comply with JEDEC standard no. 7A. They are pin compatible with Low-power Schottky TTL LSTTL .


    Original     		74HC00; 74HCT00 74HCT00 74HC00: 74HCT00: JESD22-A114F JESD22-A115-A 74hc00n CI 74hct00 74HC00DB 74HC00PW 74HC00 14 pin 74HC00 74HC00 B1 74HC00 ordering information 74HCT00DB PDF

    74HCT00

    Abstract: 74HC00 74HC00 ordering information 74HCT00D CI 74HC00 74HC00 quad CMOS nand gate TTL 74HC00 74HC00 NOT GATE 74HC00BQ
    Text: 74HC00-Q100; 74HCT00-Q100 Quad 2-input NAND gate Rev. 1 — 12 July 2012 Product data sheet 1. General description The 74HC00-Q100; 74HCT00-Q100 are high-speed Si-gate CMOS devices that comply with JEDEC standard no. 7A. They are pin compatible with Low-power Schottky TTL


    Original     		74HC00-Q100; 74HCT00-Q100 74HCT00-Q100 AEC-Q100 74HC00-Q100: 74HCT00-Q100: protectio13 74HCT00 74HC00 74HC00 ordering information 74HCT00D CI 74HC00 74HC00 quad CMOS nand gate TTL 74HC00 74HC00 NOT GATE 74HC00BQ PDF

    74HCoo

    Abstract: TTL 74HC00 74LS00 pinout pin diagram of 74ls00 74HC00 GD74HC00 logic symbol 74LS00 74hc00 and gates pin configuration logic symbol 74LS00 74LS00 gate diagram
    Text: GD54/74HC00, GD54/74HCT00 QUAD 2-INPUT NAND GATES General Description These devices are identical in pinout to the 54/74LS 00. They contain four independent 2-input NAND gates. These devices are characterized for operation over wide temperature ranges to meet in­


    OCR Scan     		GD54/74HC00, GD54/74HCT00 54/74LS00. GD74HCT00 GD54HCT00 74HCoo TTL 74HC00 74LS00 pinout pin diagram of 74ls00 74HC00 GD74HC00 logic symbol 74LS00 74hc00 and gates pin configuration logic symbol 74LS00 74LS00 gate diagram PDF

    74HC00N

    Abstract: IC 74HC00N 74hc00 fan-out MM74HC00M 74HC00M
    Text: „ r Revised February 1999 SEMICONDUCTOR TM MM74HC00 Quad 2-Input NAND Gate static discharge by internal diode clam ps to Vc c and General Description The M M 74HC00 NAND gates utilize advanced silicon-gate C M OS tech n olo gy to achieve operating speeds sim ilar to


    OCR Scan     		MM74HC00 74HC00 74HC00N IC 74HC00N 74hc00 fan-out MM74HC00M 74HC00M PDF

    Untitled

    Abstract: No abstract text available
    Text: 74LV00 Quad 2-input NAND gate Rev. 03 — 20 December 2007 Product data sheet 1. General description The 74LV00 is a low-voltage Si-gate CMOS device that is pin and function compatible with 74HC00 and 74HCT00. The 74LV00 provides a quad 2-input NAND function.


    Original     		74LV00 74LV00 74HC00 74HCT00. JESD22-A114E JESD22-A115-A PDF

    TTL 74HC00

    Abstract: 74LS00 TTL TTL 74ls00 74LS00 gate diagram 74ls00 74LS00 function table pin configuration logic symbol 74LS00 logic symbol 74LS00 74HC00 5V 74HC00
    Text: GD54/74HC00, GD54/74HCT00 QUAD 2-INPUT NAND GATES General Description These devices are identical in pinout to the 54/74LS00. They contain four independent 2-input NAND gates. These devices are characterized for operation over wide temperature ranges to meet in­


    OCR Scan     		GD54/74HC00, GD54/74HCT00 54/74LS00. GD74HCT00 GD54HCT00 D0Q457Q TTL 74HC00 74LS00 TTL TTL 74ls00 74LS00 gate diagram 74ls00 74LS00 function table pin configuration logic symbol 74LS00 logic symbol 74LS00 74HC00 5V 74HC00 PDF

    Untitled

    Abstract: No abstract text available
    Text: GD54/74HC00, GD54/74HCT00 QUAD 2-INPUT NAND GATES General Description These devices are identical in pinout to the 54/74LS00. They contain four independent 2-input NAND gates. These devices are characterized for operation over wide temperature ranges to meet in­


    OCR Scan     		GD54/74HC00, GD54/74HCT00 54/74LS00. PDF

    74HC00

    Abstract: 74HCT00 74LV00 74LV00BQ 74LV00D 74LV00DB 74LV00N 74LV00PW JESD22-A114E 74LV001
    Text: 74LV00 Quad 2-input NAND gate Rev. 03 — 20 December 2007 Product data sheet 1. General description The 74LV00 is a low-voltage Si-gate CMOS device that is pin and function compatible with 74HC00 and 74HCT00. The 74LV00 provides a quad 2-input NAND function.


    Original     		74LV00 74LV00 74HC00 74HCT00. JESD22-A114E JESD22-A115-A 74HCT00 74LV00BQ 74LV00D 74LV00DB 74LV00N 74LV00PW 74LV001 PDF

    74LS00 pinout

    Abstract: GD74HC00 pin configuration logic symbol 74LS00 logic symbol 74LS00 74HC00 5V 74HC00 74hc00 and gates TTL 74HC00 74HC GD54HC00
    Text: GDS4/74HC00, GD54/74HCT00 QUAD 2-INPUT NAND GATES General Description These devices are identical in pinout to the 54/74LS 00. They contain four independent 2-input NAND gates. These devices are characterized for operation over wide temperature ranges to meet in­


    OCR Scan     		GD54/74HC00, GD54/74HCT00 54/74LS00. GD74HCT00 GD54HCT00 74LS00 pinout GD74HC00 pin configuration logic symbol 74LS00 logic symbol 74LS00 74HC00 5V 74HC00 74hc00 and gates TTL 74HC00 74HC GD54HC00 PDF

    74hc00+fan-out

    Abstract: No abstract text available
    Text: Technical Data CD54/74HC00 CD54/74HCT00 File Number 1464 High-Speed CMOS Logic I vcc Quad 2-Input NAND Gate u f e : - î — V - Ü - 4 V 5 Type Features: IQ- 3B • Buffered inputs m Typical propagation delay - 7 ns @ Vcc- 5V CL = 15 pF, Ts = 25° C - 3A


    OCR Scan     		CD54/74HC00 CD54/74HCT00 RCA-CD54/74HC00 CD54/74HCT00 54HCT/74HCT 74HCT 54HCT 74hc00+fan-out PDF

    74HC00M

    Abstract: IC 74HC00 74hc00 equivalent 74LS00 PIN 54HC00 74HC00 74HC00 SERIES DATA 14 pin 74HC00 74HC00 quad CMOS nand gate M74HC00M1R
    Text: r z 7 SCS-TH O M SO N * 7 # « « [L tiO IM K S M 54HC00 M 74HC00 QUAD 2-INPUT NAND GATE HIGHSPEED 6 ns TYP. AT Vcc = 5 V LOW POWER DISSIPATION Ice = 1 \iA (MAX.) AT Ta = 25 "C HIGH NOISE IMMUNITY V nih = V n il = 28 % Vcc (MIN.) OUTPUTS DRIVE CAPABILITY


    OCR Scan     		54HC00 74HC00 54/74LS00 54HC00F1R 74HC00M 00B1R M54/74HC00 NAN95 IC 74HC00 74hc00 equivalent 74LS00 PIN 74HC00 74HC00 SERIES DATA 14 pin 74HC00 74HC00 quad CMOS nand gate M74HC00M1R PDF

    74hc00 fan-out

    Abstract: 74HC00 harris 74HC00 74hc00 and gates 74HCT00M
    Text: HARR IS S E M I C O N D SE C T O R 4302271 G0174SS 27E D CD54/74HC00 CD54/74HCT00 T File Number 1464 High-Speed CMOS Logic Quad 2-input NAND Gate Type Features: • 8 uttered inputs ■ Typical propagation delay = 7 ns @ V cc- 5V CL = 15 pF, Tfl = 25° C 9 2C S < 3 # 0Z flR I


    OCR Scan     		G0174SS CD54/74HC00 CD54/74HCT00 RCA-CD54/74HC00 54HCT/74HCT 54LS/74LS 92CS-36755RI 54/74HC 74hc00 fan-out 74HC00 harris 74HC00 74hc00 and gates 74HCT00M PDF