Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    74HC00 ON Search Results

    74HC00 ON Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    TC74HC00AP Toshiba Electronic Devices & Storage Corporation CMOS Logic IC, Quad 2-Input/NAND, DIP14 Visit Toshiba Electronic Devices & Storage Corporation
    AV-THLIN2BNCM-025 Amphenol Cables on Demand Amphenol AV-THLIN2BNCM-025 Thin-line Coaxial Cable - BNC Male / BNC Male (SDI Compatible) 25ft Datasheet
    CN-DSUB50PIN0-000 Amphenol Cables on Demand Amphenol CN-DSUB50PIN0-000 D-Subminiature (DB50 Male D-Sub) Connector, 50-Position Pin Contacts, Solder-Cup Terminals Datasheet
    CN-DSUBHD62PN-000 Amphenol Cables on Demand Amphenol CN-DSUBHD62PN-000 High-Density D-Subminiature (HD62 Male D-Sub) Connector, 62-Position Pin Contacts, Solder-Cup Terminals Datasheet
    CO-058BNCX200-003 Amphenol Cables on Demand Amphenol CO-058BNCX200-003 BNC Male to BNC Male (RG58) 50 Ohm Coaxial Cable Assembly 3ft Datasheet

    74HC00 ON Datasheets Context Search

    Catalog Datasheet Type Document Tags PDF

    Untitled

    Abstract: No abstract text available
    Text: 74HC00 Quad 2-Input NAND Gate High-Performance Silicon-Gate CMOS The 74HC00 is identical in pinout to the LS00. The device inputs are compatible with Standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs. http://onsemi.com Features


    Original     		74HC00 74HC00 74HC00/D PDF

    Untitled

    Abstract: No abstract text available
    Text: 74HC00 Quad 2−Input NAND Gate High−Performance Silicon−Gate CMOS The 74HC00 is identical in pinout to the LS00. The device inputs are compatible with Standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs. http://onsemi.com


    Original     		74HC00 74HC00 74HC00/D PDF

    IC 74HC00

    Abstract: No abstract text available
    Text: 74HC00-Q100; 74HCT00-Q100 Quad 2-input NAND gate Rev. 1 — 12 July 2012 Product data sheet 1. General description The 74HC00-Q100; 74HCT00-Q100 are high-speed Si-gate CMOS devices that comply with JEDEC standard no. 7A. They are pin compatible with Low-power Schottky TTL


    Original     		74HC00-Q100; 74HCT00-Q100 74HCT00-Q100 AEC-Q100 74HC00-Q100: IC 74HC00 PDF

    HC00G

    Abstract: 74hc00 equivalent TTL 74HC00 74HC00 B1 74hc00 and gates 74HC00 74HC00DR2G 74hc00 on 74HC00D cmos 74hc00
    Text: 74HC00 Quad 2-Input NAND Gate High-Performance Silicon-Gate CMOS The 74HC00 is identical in pinout to the LS00. The device inputs are compatible with Standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs. http://onsemi.com Features


    Original     		74HC00 74HC00 SOIC-14 74HC00/D HC00G 74hc00 equivalent TTL 74HC00 74HC00 B1 74hc00 and gates 74HC00DR2G 74hc00 on 74HC00D cmos 74hc00 PDF

    74HC00

    Abstract: tPHL 74hc00 74hc00t CI 74HC00 74hc00 and gates 74hc00 tphl tplh 14 pin 74HC00 74hc00 on 74HC00 ordering information cmos 74hc00
    Text: 74HC00 QUADRUPLE 2-INPUT NAND GATES Description Pin Assignments The 74HC00 provides provides four independent 2-input NAND gates with standard push-pull outputs. The device is designed for operation with a power supply range of 2.0V to 6.0V. The gates perform the Boolean function:


    Original     		74HC00 74HC00 A115-A) 000-V A114-A) C101C) DS35319 tPHL 74hc00 74hc00t CI 74HC00 74hc00 and gates 74hc00 tphl tplh 14 pin 74HC00 74hc00 on 74HC00 ordering information cmos 74hc00 PDF

    Untitled

    Abstract: No abstract text available
    Text: 74HC00; 74HCT00 Quad 2-input NAND gate Rev. 6 — 14 December 2011 Product data sheet 1. General description The 74HC00; 74HCT00 are high-speed Si-gate CMOS devices that comply with JEDEC standard no. 7A. They are pin compatible with Low-power Schottky TTL LSTTL .


    Original     		74HC00; 74HCT00 74HCT00 74HC00: 74HCT00: JESD22-A114F JESD22-A115-A PDF

    74HC00 NOT GATE

    Abstract: 74HC00 74HCT00 TTL 74HC00 74HC00 national semiconductor 74HC00 B1 74HCT00N 74HC00DB 74HC00N 74HCT00D
    Text: 74HC00; 74HCT00 Quad 2-input NAND gate Rev. 5 — 25 November 2010 Product data sheet 1. General description The 74HC00; 74HCT00 are high-speed Si-gate CMOS devices that comply with JEDEC standard no. 7A. They are pin compatible with Low-power Schottky TTL LSTTL .


    Original     		74HC00; 74HCT00 74HCT00 74HC00: 74HCT00: JESD22-A114F JESD22-A115-A 74HC00 NOT GATE 74HC00 TTL 74HC00 74HC00 national semiconductor 74HC00 B1 74HCT00N 74HC00DB 74HC00N 74HCT00D PDF

    74HC00

    Abstract: 74hc00 datasheet 74HC00N 74HCT00 tPHL 74hc00 74hct00n 74HCT00D 74hc00 gate TTL 74HC00 74HC00DB
    Text: INTEGRATED CIRCUITS DATA SHEET 74HC00; 74HCT00 Quad 2-input NAND gate Product specification Supersedes data of 1997 Aug 26 2003 Jun 30 Philips Semiconductors Product specification Quad 2-input NAND gate 74HC00; 74HCT00 FEATURES DESCRIPTION • Complies with JEDEC standard no. 8-1A


    Original     		74HC00; 74HCT00 74HC00/74HCT00 EIA/JESD22-A114-A EIA/JESD22-A115-A SCA75 613508/03/pp17 74HC00 74hc00 datasheet 74HC00N 74HCT00 tPHL 74hc00 74hct00n 74HCT00D 74hc00 gate TTL 74HC00 74HC00DB PDF

    74HC00

    Abstract: 74HCT00 74HC00N 74hc00 tphl tplh 74HC00DB 74HC00PW 74HC00 B1 tPHL 74hc00 74HCT00DB 74HC00N function table
    Text: INTEGRATED CIRCUITS DATA SHEET 74HC00; 74HCT00 Quad 2-input NAND gate Product specification Supersedes data of 1997 Aug 26 2003 Jun 25 Philips Semiconductors Product specification Quad 2-input NAND gate 74HC00; 74HCT00 FEATURES DESCRIPTION • Complies with JEDEC standard no. 8-1A


    Original     		74HC00; 74HCT00 EIA/JESD22-A114-A EIA/JESD22-A115-A 74HCT00 74HC00/74HCT00 74HC00 74HC00N 74hc00 tphl tplh 74HC00DB 74HC00PW 74HC00 B1 tPHL 74hc00 74HCT00DB 74HC00N function table PDF

    74hc00

    Abstract: TTL 74HC00 74HCT00 74HCT00N 74HC00DB 74HCT00D 74HCT00DB 74HC00 B1 74HC00N function table 74HC00 ordering information
    Text: 74HC00; 74HCT00 Quad 2-input NAND gate Rev. 04 — 11 January 2010 Product data sheet 1. General description The 74HC00; 74HCT00 are high-speed Si-gate CMOS devices that comply with JEDEC standard no. 7A. They are pin compatible with Low-power Schottky TTL LSTTL .


    Original     		74HC00; 74HCT00 74HCT00 74HC00: 74HCT00: JESD22-A114F JESD22-A115-A 74hc00 TTL 74HC00 74HCT00N 74HC00DB 74HCT00D 74HCT00DB 74HC00 B1 74HC00N function table 74HC00 ordering information PDF

    74hc00n

    Abstract: 74hct00 CI 74hct00 74HC00DB 74HC00PW 74HC00 14 pin 74HC00 74HC00 B1 74HC00 ordering information 74HCT00DB
    Text: 74HC00; 74HCT00 Quad 2-input NAND gate Rev. 6 — 14 December 2011 Product data sheet 1. General description The 74HC00; 74HCT00 are high-speed Si-gate CMOS devices that comply with JEDEC standard no. 7A. They are pin compatible with Low-power Schottky TTL LSTTL .


    Original     		74HC00; 74HCT00 74HCT00 74HC00: 74HCT00: JESD22-A114F JESD22-A115-A 74hc00n CI 74hct00 74HC00DB 74HC00PW 74HC00 14 pin 74HC00 74HC00 B1 74HC00 ordering information 74HCT00DB PDF

    74HCT00

    Abstract: 74HC00 74HC00 ordering information 74HCT00D CI 74HC00 74HC00 quad CMOS nand gate TTL 74HC00 74HC00 NOT GATE 74HC00BQ
    Text: 74HC00-Q100; 74HCT00-Q100 Quad 2-input NAND gate Rev. 1 — 12 July 2012 Product data sheet 1. General description The 74HC00-Q100; 74HCT00-Q100 are high-speed Si-gate CMOS devices that comply with JEDEC standard no. 7A. They are pin compatible with Low-power Schottky TTL


    Original     		74HC00-Q100; 74HCT00-Q100 74HCT00-Q100 AEC-Q100 74HC00-Q100: 74HCT00-Q100: protectio13 74HCT00 74HC00 74HC00 ordering information 74HCT00D CI 74HC00 74HC00 quad CMOS nand gate TTL 74HC00 74HC00 NOT GATE 74HC00BQ PDF

    8L05A

    Abstract: 8l05 8l05ach at 8515 8X2 LCD DATASHEET Header 8x2 62256 RAM MAX202CPE 5V 74HC00 90S8515
    Text: A B C D E +5V 10K 1 +5V External RAM Connection 2 A15 74HC00 Data 7 Data 5 Data 4 Data 3 Data 2 Data 1 Data 0 Cont +5V Data 6 14 13 12 11 10 9 8 7 6 5 4 3 74HC00 2 2 1 RD 10 3 3 ENABLE 33pF Enable U5 U3A 1 13 Reg Sel 11 GND 10K C8 12 8 LCD Interface R3 U3D


    Original     		74HC00 BAT85 100nF 220uF 8L05A 8l05 8l05ach at 8515 8X2 LCD DATASHEET Header 8x2 62256 RAM MAX202CPE 5V 74HC00 90S8515 PDF

    74hc00 equivalent

    Abstract: 74hc00 and gates 74HC00 74hc00 soic
    Text: C T g B M H MOTOROLA SC -CLOGIO ÜS b3b72£E DGflPOtti E | T-HÌ-ZI MOTOROLA SEMICONDUCTOR TECHNICAL DATA MC54/74HC00 Quad 2 -In p u t NAINID Gate High-Perform ance Silicon-Gate C M O S J SUFFIX CERAMIC CASE 632-08 The MC54/74HC00 is identical in pinout to the LSOO. The device inputs are com•patible with standard CMOS outputs; with pullup resistors, they are compatible with


    OCR Scan     		b3b72 MC54/74HC00 MC54/74HC00 90KhF 74hc00 equivalent 74hc00 and gates 74HC00 74hc00 soic PDF

    74HCoo

    Abstract: TTL 74HC00 74LS00 pinout pin diagram of 74ls00 74HC00 GD74HC00 logic symbol 74LS00 74hc00 and gates pin configuration logic symbol 74LS00 74LS00 gate diagram
    Text: GD54/74HC00, GD54/74HCT00 QUAD 2-INPUT NAND GATES General Description These devices are identical in pinout to the 54/74LS 00. They contain four independent 2-input NAND gates. These devices are characterized for operation over wide temperature ranges to meet in­


    OCR Scan     		GD54/74HC00, GD54/74HCT00 54/74LS00. GD74HCT00 GD54HCT00 74HCoo TTL 74HC00 74LS00 pinout pin diagram of 74ls00 74HC00 GD74HC00 logic symbol 74LS00 74hc00 and gates pin configuration logic symbol 74LS00 74LS00 gate diagram PDF

    74HC00N

    Abstract: IC 74HC00N 74hc00 fan-out MM74HC00M 74HC00M
    Text: „ r Revised February 1999 SEMICONDUCTOR TM MM74HC00 Quad 2-Input NAND Gate static discharge by internal diode clam ps to Vc c and General Description The M M 74HC00 NAND gates utilize advanced silicon-gate C M OS tech n olo gy to achieve operating speeds sim ilar to


    OCR Scan     		MM74HC00 74HC00 74HC00N IC 74HC00N 74hc00 fan-out MM74HC00M 74HC00M PDF

    Untitled

    Abstract: No abstract text available
    Text: 74LV00 Quad 2-input NAND gate Rev. 03 — 20 December 2007 Product data sheet 1. General description The 74LV00 is a low-voltage Si-gate CMOS device that is pin and function compatible with 74HC00 and 74HCT00. The 74LV00 provides a quad 2-input NAND function.


    Original     		74LV00 74LV00 74HC00 74HCT00. JESD22-A114E JESD22-A115-A PDF

    TTL 74HC00

    Abstract: 74LS00 TTL TTL 74ls00 74LS00 gate diagram 74ls00 74LS00 function table pin configuration logic symbol 74LS00 logic symbol 74LS00 74HC00 5V 74HC00
    Text: GD54/74HC00, GD54/74HCT00 QUAD 2-INPUT NAND GATES General Description These devices are identical in pinout to the 54/74LS00. They contain four independent 2-input NAND gates. These devices are characterized for operation over wide temperature ranges to meet in­


    OCR Scan     		GD54/74HC00, GD54/74HCT00 54/74LS00. GD74HCT00 GD54HCT00 D0Q457Q TTL 74HC00 74LS00 TTL TTL 74ls00 74LS00 gate diagram 74ls00 74LS00 function table pin configuration logic symbol 74LS00 logic symbol 74LS00 74HC00 5V 74HC00 PDF

    Untitled

    Abstract: No abstract text available
    Text: GD54/74HC00, GD54/74HCT00 QUAD 2-INPUT NAND GATES General Description These devices are identical in pinout to the 54/74LS00. They contain four independent 2-input NAND gates. These devices are characterized for operation over wide temperature ranges to meet in­


    OCR Scan     		GD54/74HC00, GD54/74HCT00 54/74LS00. PDF

    74HC00

    Abstract: 74HCT00 74LV00 74LV00BQ 74LV00D 74LV00DB 74LV00N 74LV00PW JESD22-A114E 74LV001
    Text: 74LV00 Quad 2-input NAND gate Rev. 03 — 20 December 2007 Product data sheet 1. General description The 74LV00 is a low-voltage Si-gate CMOS device that is pin and function compatible with 74HC00 and 74HCT00. The 74LV00 provides a quad 2-input NAND function.


    Original     		74LV00 74LV00 74HC00 74HCT00. JESD22-A114E JESD22-A115-A 74HCT00 74LV00BQ 74LV00D 74LV00DB 74LV00N 74LV00PW 74LV001 PDF

    74LS00 pinout

    Abstract: GD74HC00 pin configuration logic symbol 74LS00 logic symbol 74LS00 74HC00 5V 74HC00 74hc00 and gates TTL 74HC00 74HC GD54HC00
    Text: GDS4/74HC00, GD54/74HCT00 QUAD 2-INPUT NAND GATES General Description These devices are identical in pinout to the 54/74LS 00. They contain four independent 2-input NAND gates. These devices are characterized for operation over wide temperature ranges to meet in­


    OCR Scan     		GD54/74HC00, GD54/74HCT00 54/74LS00. GD74HCT00 GD54HCT00 74LS00 pinout GD74HC00 pin configuration logic symbol 74LS00 logic symbol 74LS00 74HC00 5V 74HC00 74hc00 and gates TTL 74HC00 74HC GD54HC00 PDF

    74hc00+fan-out

    Abstract: No abstract text available
    Text: Technical Data CD54/74HC00 CD54/74HCT00 File Number 1464 High-Speed CMOS Logic I vcc Quad 2-Input NAND Gate u f e : - î — V - Ü - 4 V 5 Type Features: IQ- 3B • Buffered inputs m Typical propagation delay - 7 ns @ Vcc- 5V CL = 15 pF, Ts = 25° C - 3A


    OCR Scan     		CD54/74HC00 CD54/74HCT00 RCA-CD54/74HC00 CD54/74HCT00 54HCT/74HCT 74HCT 54HCT 74hc00+fan-out PDF

    74hc00 fan-out

    Abstract: 74HC00 harris 74HC00 74hc00 and gates 74HCT00M
    Text: HARR IS S E M I C O N D SE C T O R 4302271 G0174SS 27E D CD54/74HC00 CD54/74HCT00 T File Number 1464 High-Speed CMOS Logic Quad 2-input NAND Gate Type Features: • 8 uttered inputs ■ Typical propagation delay = 7 ns @ V cc- 5V CL = 15 pF, Tfl = 25° C 9 2C S < 3 # 0Z flR I


    OCR Scan     		G0174SS CD54/74HC00 CD54/74HCT00 RCA-CD54/74HC00 54HCT/74HCT 54LS/74LS 92CS-36755RI 54/74HC 74hc00 fan-out 74HC00 harris 74HC00 74hc00 and gates 74HCT00M PDF

    5-Volt Data Bus

    Abstract: 8096 microcontroller temperature control of 8096 3volt inverter 74HC00 74HC00 CMOS 1N4370A 74HC 5V 74HC00
    Text: Interfacing Atmel LV/BV EPROMs on a Mixed 3-volt/5-volt Data Bus EPROM Introduction Interfacing Atmel Corporation’s low voltage LV/BV EPROMs on a common data bus with standard 5-volt devices can be achieved with relative ease if a few simple guidelines are followed. By


    Original     		10/98/xM 5-Volt Data Bus 8096 microcontroller temperature control of 8096 3volt inverter 74HC00 74HC00 CMOS 1N4370A 74HC 5V 74HC00 PDF