Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    74LS10 TRUTH TABLE Search Results

    74LS10 TRUTH TABLE Result Highlights (1)

    Part ECAD Model Manufacturer Description Download Buy
    LM2512ASN/NOPB Texas Instruments Mobile Pixel Link (MPL-1) 24Bit RGB Display Interf Serializer w/ Optional Dithering & Look Up Table 40-X2QFN -30 to 85 Visit Texas Instruments Buy

    74LS10 TRUTH TABLE Datasheets Context Search

    Catalog Datasheet Type Document Tags PDF

    ttl 74ls10

    Abstract: truth table NOT gate 74 74LS10 74LS10 truth table 751A-02 SN54-74LS10 74LS10 TTL 3 input nand gate 74LS10
    Text: SN54/74LS10 TRIPLE 3-INPUT NAND GATE TRIPLE 3-INPUT NAND GATE VCC 14 1 LOW POWER SCHOTTKY 13 2 12 11 3 4 10 5 9 6 8 J SUFFIX CERAMIC CASE 632-08 7 14 GND 1 N SUFFIX PLASTIC CASE 646-06 14 1 14 1 D SUFFIX SOIC CASE 751A-02 ORDERING INFORMATION SN54LSXXJ SN74LSXXN


    Original
    SN54/74LS10 51A-02 SN54LSXXJ SN74LSXXN SN74LSXXD ttl 74ls10 truth table NOT gate 74 74LS10 74LS10 truth table 751A-02 SN54-74LS10 74LS10 TTL 3 input nand gate 74LS10 PDF

    74ls10

    Abstract: TTL 74LS10 751A-02 SN54-74LS10
    Text: g MOTOROLA SN54/74LS10 TRIPLE 3-INPUT NAND GATE TR IP LE 3-IN P U T NAND GATE Vcc LOW POWER SCHOTTKY Fri [ïïi [ïïï nri ra m m » J SUFFIX CERAMIC CASE 632-08 Ij J LiJ Ij J LlI Ll I Lil LzJ GND .AB .4 ^ N SUFFIX PLASTIC CASE 646-06 D SUFFIX SOIC CASE 751A-02


    OCR Scan
    SN54/74LS10 51A-02 SN54LSXXJ SN74LSXXN SN74LSXXD 74ls10 TTL 74LS10 751A-02 SN54-74LS10 PDF

    74LS10

    Abstract: 74LS10 truth table Motorola 74LS TTL 74ls10 TTL IC 74 74 c 2 n 3 h all gate ic data 74
    Text: MOTOROLA SN54/74LS10 TRIPLE 3-INPUT NAND GATE TR IPLE 3-IN P U T NAND GATE Vcc LOW POWER SCHOTTKY nri rrn nn rm 1101 m in J SUFFIX CE R A M IC C A SE 632-08 LU LU LU LU H LU LU GND N SUFFIX i f P Ï Ï l CASIE 646-0 D SUFFIX soie CASE 751A-02 5 ORDERING INFORMATION


    OCR Scan
    SN54/74LS10 51A-02 SN54/74LS10 74LS10 74LS10 truth table Motorola 74LS TTL 74ls10 TTL IC 74 74 c 2 n 3 h all gate ic data 74 PDF

    751A-02

    Abstract: TTL 74LS10 3 input nand gate 74LS10 SN54-74LS10
    Text: SN54/74LS10 TRIPLE 3-INPUT NAND GATE TRIPLE 3-INPUT NAND GATE VCC 14 1 LOW POWER SCHOTTKY 13 2 12 11 3 4 10 5 9 6 8 J SUFFIX CERAMIC CASE 632-08 7 14 GND 1 N SUFFIX PLASTIC CASE 646-06 14 1 14 1 D SUFFIX SOIC CASE 751A-02 ORDERING INFORMATION SN54LSXXJ SN74LSXXN


    Original
    SN54/74LS10 51A-02 SN54LSXXJ SN74LSXXN SN74LSXXD 751A-02 TTL 74LS10 3 input nand gate 74LS10 SN54-74LS10 PDF

    74LS10 truth table

    Abstract: No abstract text available
    Text: g M O TO R O LA SN54/74LS10 R R R R R FI R -= 5 > TRIPLE 3-INPUT N A N D GATE LOW POWER SCHOTTKY LLl LlI ÜJ LlI LlI Li J LI J Suffix — Case 632-08 (Ceramic) N Suffix — Case 646-06 (Plastic) GUARANTEED OPERATING RANGES MIN TYP MAX UNIT V CC SYM B O L


    OCR Scan
    SN54/74LS10 74LS10 truth table PDF

    Untitled

    Abstract: No abstract text available
    Text: AVG Semiconductors DDiT Technical Data DV74LS10 DV74ALS10A Triple 3-Input NAND Gates N Suffix Plastic DIP AVG-001 Case This device contains three independent gates, each of which performs the logic NAND function. AVG’s LS operates over extended Vcc from 4.5 to 5.5 V


    OCR Scan
    DV74LS10 DV74ALS10A AVG-001 AVG-002 ALS10A DV74LS10, 1-800-AVG-SEMI PDF

    74LS10 function table

    Abstract: No abstract text available
    Text: TOSHIBA TC74HC1QÄP/AF/AFN Triple 3-Input NAND Gate The TC74HC1OA is a high speed CMOS 3-INPUT NAND GATE fabricated with silicon gate C2MOS technology. It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.


    OCR Scan
    TC74HC1Q TC74HC1OA TC74HC/HCT 74LS10 function table PDF

    74HC10

    Abstract: 74LS10 truth table
    Text: r z 7 S G S -T H O M S O N Ä 7# M 54H C 10 M74HC10 TRIPLE 3-INPUT NAND GATE • HIGHSPEED tPD = 6 ns TYP. AT Vcc = 5 V ■ LOW POWER DISSIPATION Ice = 1 HA (MAX.) AT Ta = 25 "C ■ HIGH NOISE IMMUNITY V nih = V nil = 28 % Vcc (MIN.) ■ OUTPUT DRIVE CAPABILITY


    OCR Scan
    M74HC10 54/74LS10 M54HC10F1 M74HC10M1R M74HC10B1R M74HC10C1R M54/74HC10 74HC10 74LS10 truth table PDF

    74HCT10

    Abstract: No abstract text available
    Text: r Z 7 S G S -T H O M S O N È M 54H C T10 M74HCT10 TRIPLE 3-INPUT NAND GATE • HIGHSPEED tpD = 11 ns TYP. AT Vcc = 5 V ■ LOW POWER DISSIPATION Ice = 1 |iA (MAX.) AT Ta = 25 "C ■ COMPATIBLE WITH TTL OUTPUTS V ih = 2V (MIN.) V il = 0.8V (MAX) ■ OUTPUT DRIVE CAPABILITY


    OCR Scan
    M74HCT10 54/74LS10 M54/74HCT10 74HCT10 PDF

    Untitled

    Abstract: No abstract text available
    Text: - TC74HC10AP/AF/AFN TRIPLE 3-INPUT NAND GATE The TC74HC10A is a high speed CMOS 3-IN P U T N AN D G A TE fabricated w ith silicon gate C^M O S technology. It achieves the high speed operation sim ilar to equivalent LSTTL while m ain tain in g the CMOS low power


    OCR Scan
    TC74HC10AP/AF/AFN TC74HC10A PDF

    Untitled

    Abstract: No abstract text available
    Text: S G S -T H O M S O N iD œ a iÊ T IM D Ê I M54HC10 M74HC10 TRIPLE 3-INPUT NAND GATE • HIGHSPEED tpD = 6 ns TYP. AT Vcc = 5 V ■ LOW POWER DISSIPATION Icc = 1 HA (MAX.) AT TA = 25 "C ■ HIGH NOISE IMMUNITY V nih = V nil = 28 % Vcc (MIN.) ■ OUTPUT DRIVE CAPABILITY


    OCR Scan
    M54HC10 M74HC10 54/74LS10 M54HC10F1R M74HC10M1R M74HC10B1R M74HC10C1R 0DS43b3 PDF

    74LS10

    Abstract: DIP14-P-300-2 TC74HC10A TC74HC10AFN TC74HC10AP
    Text: TOSHIBA TC74HC10AP/AF/AFN TOSHIBA CMOS DIGITAL INTEGRATED CIRCUIT SILICON MONOLITHIC TC74HC10AP, TC74HC10AF, TC74HC10AFN Note The JEDEC SOP (FN) is not available in Japan. TRIPLE 3 -IN P U T NAND GATE The TC74HC10A is a high speed CMOS 3-INPUT NAND GATE fabricated with silicon gate C2MOS technology.


    OCR Scan
    TC74HC1OAP/AF/AFN TC74HC10AP, TC74HC1 TC74HC10AFN TC74HC10A 14PIN DIP14-P-300-2 14PIN 200mil 74LS10 TC74HC10AFN TC74HC10AP PDF

    of IC 74ls10

    Abstract: hc154 hc 154
    Text: TC74HC1OAP/AF/AFN TRI PLE 3-INPUT NAND GATE The TC74HC10A is a high speed CMOS 3 -IN P U T N A N D G A TE fab rica te d w ith silicon g ate C 2 MOS technology. It achieves the high speed o p eratio n s im ila r to equivalent L STT L w hile m a in ta in in g th e CMOS low pow er


    OCR Scan
    TC74HC1OAP/AF/AFN TC74HC10A HC-155 of IC 74ls10 hc154 hc 154 PDF

    M54HC10

    Abstract: M54HC10F1R M74HC10 M74HC10B1R M74HC10C1R M74HC10M1R 74hc10
    Text: M54HC10 M74HC10 TRIPLE 3-INPUT NAND GATE . . . . . . . . HIGH SPEED tPD = 6 ns TYP. AT VCC = 5 V LOW POWER DISSIPATION ICC = 1 µA (MAX.) AT TA = 25 °C HIGH NOISE IMMUNITY VNIH = VNIL = 28 % VCC (MIN.) OUTPUT DRIVE CAPABILITY 10 LSTTL LOADS SYMMETRICAL OUTPUT IMPEDANCE


    Original
    M54HC10 M74HC10 54/74LS10 M54HC10F1R M74HC10M1R M74HC10B1R M74HC10C1R M54/74HC10 M54HC10 M54HC10F1R M74HC10 M74HC10B1R M74HC10C1R M74HC10M1R 74hc10 PDF

    of IC 74ls10

    Abstract: triple3-input nand gate M54HCT10 M54HCT10F1R M74HCT10 M74HCT10B1R M74HCT10C1R M74HCT10M1R 74HCT 3-input OR gate 74ls10 IC
    Text: M54HCT10 M74HCT10 TRIPLE 3-INPUT NAND GATE . . . . . . . HIGH SPEED tPD = 11 ns TYP. AT VCC = 5 V LOW POWER DISSIPATION ICC = 1 µA (MAX.) AT TA = 25 °C COMPATIBLE WITH TTL OUTPUTS VIH = 2V (MIN.) VIL = 0.8V (MAX) OUTPUT DRIVE CAPABILITY 10 LSTTL LOADS


    Original
    M54HCT10 M74HCT10 54/74LS10 M54/74HCT10 of IC 74ls10 triple3-input nand gate M54HCT10 M54HCT10F1R M74HCT10 M74HCT10B1R M74HCT10C1R M74HCT10M1R 74HCT 3-input OR gate 74ls10 IC PDF

    M54HCT10

    Abstract: M54HCT10F1R M74HCT10 M74HCT10B1R M74HCT10C1R M74HCT10M1R 74ls10 IC
    Text: M54HCT10 M74HCT10 TRIPLE 3-INPUT NAND GATE . . . . . . . HIGH SPEED tPD = 11 ns TYP. AT VCC = 5 V LOW POWER DISSIPATION ICC = 1 µA (MAX.) AT TA = 25 °C COMPATIBLE WITH TTL OUTPUTS VIH = 2V (MIN.) VIL = 0.8V (MAX) OUTPUT DRIVE CAPABILITY 10 LSTTL LOADS


    Original
    M54HCT10 M74HCT10 54/74LS10 M54/74HCT10 M54HCT10 M54HCT10F1R M74HCT10 M74HCT10B1R M74HCT10C1R M74HCT10M1R 74ls10 IC PDF

    of IC 74ls10

    Abstract: No abstract text available
    Text: TC74HC10AP/AF/AFN TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC74HC10AP,TC74HC10AF,TC74HC10AFN Triple 3-Input NAND Gate The TC74HC10A is a high speed CMOS 3-INPUT NAND GATE fabricated with silicon gate C2MOS technology. It achieves the high speed operation similar to equivalent


    Original
    TC74HC10AP/AF/AFN TC74HC10AP TC74HC10AF TC74HC10AFN TC74HC10A TC74HC10AP of IC 74ls10 PDF

    74LS10

    Abstract: DIP14-P-300-2 TC74HC10A TC74HC10AF TC74HC10AFN TC74HC10AP 74LS10 truth table
    Text: TO SH IBA TC74HC10AP/AF/AFN TOSHIBA CMOS DIGITAL INTEGRATED CIRCUIT SILICON MONOLITHIC TC74HC10AP, TC74HC10AF, TC74HC10AFN Note The JEDEC SOP (FN) is not available in Japan. TRIPLE 3 -IN PU T NAND GATE The TC74HC10A is a high speed CMOS 3-INPUT NAND GATE fabricated with silicon gate C2MOS technology.


    OCR Scan
    TC74HC1OAP/AF/AFN TC74HC10AP, TC74HC10AF, TC74HC10AFN TC74HC10A 74LS10 DIP14-P-300-2 TC74HC10AF TC74HC10AFN TC74HC10AP 74LS10 truth table PDF

    74LS10

    Abstract: LC74HC10 ic NANDgates
    Text: 1ÌE D I SANYO SE MICONDU CTOR CORP T 7^707t. OQOEblö 1 | ^ V Z l i M i i l CMOS High-Speed Standard Logic LC74HC Series Triple 3-Input NAND Gate 1737B Features The LC74HC10 consists o f 3 identical 3-input NANDgates, Uses CMOS silicon gate process technology to achieve operating speeds similar to LS-TTL 74LS10 w ith the


    OCR Scan
    1737B LC74HC LC74HC10 74LS10) 54LS/74LS 74LS10 ic NANDgates PDF

    of IC 74ls10

    Abstract: No abstract text available
    Text: TC74HC10AP/AF/AFN TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC74HC10AP,TC74HC10AF,TC74HC10AFN Triple 3-Input NAND Gate The TC74HC10A is a high speed CMOS 3-INPUT NAND GATE fabricated with silicon gate C2MOS technology. It achieves the high speed operation similar to equivalent


    Original
    TC74HC10AP/AF/AFN TC74HC10AP TC74HC10AF TC74HC10AFN TC74HC10A TC74HC10AP of IC 74ls10 PDF

    74HC10

    Abstract: M54HC10 M54HC10F1R M74HC10 M74HC10B1R M74HC10C1R M74HC10M1R 74HC10 equivalent
    Text: M54HC10 M74HC10 TRIPLE 3-INPUT NAND GATE . . . . . . . . HIGH SPEED tPD = 6 ns TYP. AT VCC = 5 V LOW POWER DISSIPATION ICC = 1 µA (MAX.) AT TA = 25 °C HIGH NOISE IMMUNITY VNIH = VNIL = 28 % VCC (MIN.) OUTPUT DRIVE CAPABILITY 10 LSTTL LOADS SYMMETRICAL OUTPUT IMPEDANCE


    Original
    M54HC10 M74HC10 54/74LS10 M54HC10F1R M74HC10M1R M74HC10B1R M74HC10C1R M54/74HC10 74HC10 M54HC10 M54HC10F1R M74HC10 M74HC10B1R M74HC10C1R M74HC10M1R 74HC10 equivalent PDF

    Untitled

    Abstract: No abstract text available
    Text: TOSHIBA TC74HC10AP/AF/AFN TOSHIBA CMOS DIGITAL INTEGRATED CIRCUIT SILICON MONOLITHIC TC74HC10AP, TC74HC10AF, TC74HC10AFN TRIPLE 3 -IN P U T NAND GATE Note The JEDEC SOP (FN) is not available in Japan. The TC74HC10A is a high speed CMOS 3-INPUT NAND GATE fabricated with silicon gate C2MOS technology.


    OCR Scan
    TC74HC10AP/AF/AFN TC74HC10AP, TC74HC10AF, TC74HC10AFN TC74HC10A 14PIN DIP14-P-300-2 14PIN 200mil PDF

    Untitled

    Abstract: No abstract text available
    Text: V TC74HC10AP/AF/AFN TRIPLE 3-INPUT NAND GATE T h e T C 7 4 H C 1 0 A is a h i g h s p e e d C M O S 3 - I N P U T NAND GATE f a b r i c a t e d w ith silic o n g a t e C 2 M O S t e c h n o lo g y . It a c h ie v e s the h ig h s p e e d o p e r a ti o n s i m i l a r to


    OCR Scan
    TC74HC10AP/AF/AFN TC74HC10AP/AF/AFN-3 PDF

    Untitled

    Abstract: No abstract text available
    Text: TOSHIBA TC74HC10AP/AF/AFN TOSHIBA CMOS DIGITAL INTEGRATED CIRCUIT SILICON MONOLITHIC TC74HC10AP, TC74HC10AF, TC74HC10AFN TRIPLE 3 -IN P U T NAND GATE Note The JEDEC SOP (FN) is not available in Japan. The TC74HC10A is a high speed CMOS 3-INPUT NAND GATE fabricated with silicon gate C2MOS technology.


    OCR Scan
    TC74HC10AP/AF/AFN TC74HC10AP, TC74HC10AF, TC74HC10AFN TC74HC10A DIP14-P-300-2 14PIN 200mil OP14-P-300-1 PDF