Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    74LS76 TTL Search Results

    74LS76 TTL Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    74LS76AP-E Renesas Electronics Corporation HD74LS Series Visit Renesas Electronics Corporation
    SNJ5480J Rochester Electronics LLC Adder/Subtractor, TTL, CDIP14, Visit Rochester Electronics LLC Buy
    5480FM Rochester Electronics LLC 5480 - Multiplier, TTL, CDFP14 Visit Rochester Electronics LLC Buy
    9317CDC Rochester Electronics LLC 9317 - Decoder/Driver, TTL, CDIP16 Visit Rochester Electronics LLC Buy
    54H62FM Rochester Electronics LLC 54H62 - Gate, TTL, CDFP14 Visit Rochester Electronics LLC Buy

    74LS76 TTL Datasheets Context Search

    Catalog Datasheet MFG & Type Document Tags PDF

    FZH115B

    Abstract: fzh261 FZK105 FZH131 FZJ111 FZH115 FZH205 Multiplexer IC 74151 FZH265B 74LS104
    Text: Digital I.C.s, 74INTEGRATED CIRCUITS DIGITAL TTL, 74LS & 74HC Series Quad 2-input NAND gate Quad 2-input NAND gate, open collector Quad 2-input NOR gate Quad 2-input NOR gate, open collector Hex inverter Hex inverter, O/C collector Hex inverter, Buffer 30V O/P


    Original     		74INTEGRATED Line-to-10 150ns 16-DIL 150ns 18-pin 250ns 300ns FZH115B fzh261 FZK105 FZH131 FZJ111 FZH115 FZH205 Multiplexer IC 74151 FZH265B 74LS104 PDF

    74HC76

    Abstract: logic ic 74LS76 pin diagram pin diagram for IC 74ls76 74ls76 jk flip-flop logic symbol and truth table IC 74LS76 74LS76 IC M74HC76 M74HC76B1R 74Ls76 truth table M74HC76M1R
    Text: M54HC76 M74HC76 DUAL J-K FLIP FLOP WITH PRESET AND CLEAR . . . . . . . . HIGH SPEED fMAX = 65 MHz TYP. AT VCC = 5 V LOW POWER DISSIPATION ICC = 2 µA (MAX.) AT 25 °C OUTPUT DRIVE CAPABILITY 10 LSTTL LOADS SYMMETRICAL OUTPUT IMPEDANCE IOH = IOL = 4 mA (MIN.)


    Original     		M54HC76 M74HC76 54/74LS76 M54HC76F1R M74HC76M1R M74HC76B1R M74HC76C1R M54/74HC76 74HC76 logic ic 74LS76 pin diagram pin diagram for IC 74ls76 74ls76 jk flip-flop logic symbol and truth table IC 74LS76 74LS76 IC M74HC76 M74HC76B1R 74Ls76 truth table M74HC76M1R PDF

    74hct76

    Abstract: Jk 74ls76 pin out HC76 74HC76 LS 74LS76 GD54/74HCT76 74HC GD54HC76 GD74HC76 74HC LOGIC PINOUT
    Text: GD54/74HC76, GD54/74HCT76 DUAL J-K FLIP-FLOPS WITH PRESET & CLEAR General Description These devices are identical in pinout to the 54/74LS76. These flip-flops are edge sensitive to the clock input and change state on the negative go­ ing transition of the clock pulse. Each flip-flop has


    OCR Scan     		GD54/74HC76, GD54/74HCT76 54/74LS76. GD54/74HC/HC76, 74hct76 Jk 74ls76 pin out HC76 74HC76 LS 74LS76 GD54/74HCT76 74HC GD54HC76 GD74HC76 74HC LOGIC PINOUT PDF

    logic ic 74LS76 pin diagram

    Abstract: j-k flip flop 74ls76 IC 74LS76
    Text: LS TTL DN74LS Series DN74LS76 D N 74LS76 D ^ 74^ 7^ Dual J-K F lip -F lo p s with S e t and Reset • Description P -2 D N 7 4 L S 7 6 contains tw o negative-edge triggered J-K flip-flop circuits, each w ith independent clock-C P, J, K, and directcoupled set and reset input terminals.


    OCR Scan     		DN74LS DN74LS76 74LS76 16-pin logic ic 74LS76 pin diagram j-k flip flop 74ls76 IC 74LS76 PDF

    MAX77100

    Abstract: IC74 IC-74
    Text: SANYO SEMICONDUCTOR CORP 53E TW OTb T> 0010S31 037 « T S A J r- H4>~ 0 7 — 0 7 MLC74HC76M No.3628 f CMOS High-Speed Standard Logic Dual J-K Flip-Flop with Reset and Set F e a tu re s • The MLC74HC76M consists of 2 identical J-K type flip-flops. • Uses CMOS silicon gate process technology to achieve operating speeds sim ilar to LS-TTL 74LS76


    OCR Scan     		0010S31 MLC74HC76M MLC74HC76M 74LS76) 54LS/74LS MLC74HC MAX77100 IC74 IC-74 PDF

    CI 7474

    Abstract: CI 7473 ci 7476 7474 D latch CI 74LS76 CI 74107 TTL 74ls76 fairchild 9024 ci 74LS74 74ls107
    Text: FAIRCHILD LOGIC/CONNECTION DIAGRAMS DIGITAL -TTL MASTER/SLAVE EDGE-TRIGGERED D55 9020 D60 9024, 54/74109, 54S/74S109, 54LS/74LS109 ui 9 D UJ 5 -=pi (3 J Q 2 — J SD 0 CP Z o (3 11 4 K Ä 0 Co “LT in > _6 12 CP 3 -0 14 K Co ° 7 o-i- CP 13 —c K Cd °


    OCR Scan     		54S/74S109, 54LS/74LS109 54H/74H74, 54S/74S74, 54LS/74LS74 54H/74H73, 54LS/74LS279 93L14 54LS/74LS196 54LS/74LS197 CI 7474 CI 7473 ci 7476 7474 D latch CI 74LS76 CI 74107 TTL 74ls76 fairchild 9024 ci 74LS74 74ls107 PDF

    pin diagram of 7476

    Abstract: 74LS76 PIN CONFIGURATION 7476 7476 PIN DIAGRAM input and output Jk 74ls76 pin out 7476 FUNCTION TABLE 7476 J-K Flip-Flop 7476 pin configuration TTL 7476 7476 logic diagram
    Text: 7476, LS76 Signetics Flip-Flops Dual J-K Flip-Flop Product Specification Logic Products DESCRIPTION The '76 is a dual J-K flip-flop with individual J, K, Clock, Set and Reset inputs. The 7476 is positive pulse-triggered. JK information is loaded into the master while the Clock is HIGH and


    OCR Scan     		74LS76 1N916, 1N3064, 500ns 500ns pin diagram of 7476 PIN CONFIGURATION 7476 7476 PIN DIAGRAM input and output Jk 74ls76 pin out 7476 FUNCTION TABLE 7476 J-K Flip-Flop 7476 pin configuration TTL 7476 7476 logic diagram PDF

    PIN CONFIGURATION 7476

    Abstract: pin diagram of 7476 7476 PIN DIAGRAM 7476 FUNCTION TABLE pin diagram of ttl 7476 7476 pin configuration LS 7476 7476 PIN DIAGRAM input and output 74LS76 J-K Flip-Flop 7476
    Text: 7476, LS76 Sjgnetics Flip-Flops Dual J-K Flip-Flop Product Specification Logic Products DESCRIPTION The '76 is a dual J-K flip-flop with individual J, K, Clock, Set and Reset inputs. The 7476 is positive pulse-trig­ gered. JK information is loaded into the


    OCR Scan     		74LS76 1N916, 1N3064, 500ns 500ns PIN CONFIGURATION 7476 pin diagram of 7476 7476 PIN DIAGRAM 7476 FUNCTION TABLE pin diagram of ttl 7476 7476 pin configuration LS 7476 7476 PIN DIAGRAM input and output J-K Flip-Flop 7476 PDF

    TTL 74ls74

    Abstract: 7474 14 PIN 74ls76 7476 ttl ttl 74ls109 74LS107 74LS73 74ls74 TTL 74ls76 74LS109
    Text: FAIRCHILD LOGIC/CONNECTION DIAGRAMS DIGITAL -TTL M A S T E R /S LA V E E D G E -T R IG G E R E D D55 9020 D60 9024, 54/74109, 54S/74S109, 54LS/74LS109 ui 9 D UJ 5 -=pi J Q (3 CP o K Z 2 — J SD 0 _6 Co (3 “LT in > z o Q J CP I- 3 a. 3 O So J - Ö K 4-0


    OCR Scan     		54S/74S109, 54LS/74LS109 54H/74H74, 54S/74S74, 54LS/74LS74 54H/74H73, 54L15 TTL 74ls74 7474 14 PIN 74ls76 7476 ttl ttl 74ls109 74LS107 74LS73 74ls74 TTL 74ls76 74LS109 PDF

    ci 7476

    Abstract: 7476 PIN DIAGRAM pin diagram of 7476 jk flip flop 7476 pin diagram of ttl 7476 7476 7476 PIN DIAGRAM input and output 7476 J-K Flip-Flop 7476 ttl LS 7476
    Text: Signetics 7476, LS76 Flip-Flops Dual J-K Flip-Flop Product Specification Logic Products DESCRIPTION The '76 is a dual J-K flip-flop with individual J, K, Clock, Set and Reset inputs. The 7476 is positive pulse-trig­ gered. JK information is loaded into the


    OCR Scan     		74LS76 1N916, 1N3064, 500ris 500ns ci 7476 7476 PIN DIAGRAM pin diagram of 7476 jk flip flop 7476 pin diagram of ttl 7476 7476 7476 PIN DIAGRAM input and output 7476 J-K Flip-Flop 7476 ttl LS 7476 PDF

    jk flip flop 7476

    Abstract: 7476 PIN DIAGRAM 7476 7476 ttl 7476 PIN DIAGRAM input and output TTL 74ls76 pin diagram of 7476 PIN CONFIGURATION 7476 7476 J-K Flip-Flop pin diagram of ttl 7476
    Text: Signetics 7476, LS76 Flip-Flops Dual J-K Flip-Flop Product Specification Logic Products DESCRIPTION The '76 is a dual J-K flip-flop with individual J, K, Clock, Set and Reset inputs. The 7476 is positive pulse-trig­ gered. JK information is loaded into the


    OCR Scan     		74LS76 1N916, 1N3064, 500ns jk flip flop 7476 7476 PIN DIAGRAM 7476 7476 ttl 7476 PIN DIAGRAM input and output TTL 74ls76 pin diagram of 7476 PIN CONFIGURATION 7476 7476 J-K Flip-Flop pin diagram of ttl 7476 PDF

    7475 D latch

    Abstract: D146 D147 ci 7475 rs latch 74LS109 74LS78 74LS107 74LS114 7475 data latch
    Text: FAIRCHILD LOGIC/CONNECTION DIAGRAMS DIGITAL-TTL D82 54LS/74LS78 D81 54LS/74LS541 V cc |S5| RSj FSI F7| F»l FS1 j b j j j F5I Fä| F I j j j SD SD J Q J C CP Q — e Q 5— 9 CP K >— 12 Q K CD CD LlI l i l LiJ L il L iT I U LzJ Ll I ü ü bsJ QNO 9 3 4 li


    OCR Scan     		54LS/74LS541 54LS/74LS78 54LS/74LS168, 54LS/74LS169 54LS/74LS490 54LS/74LS373 54LS/74LS374 54LS/74LS256 54LS/74LS279 93L14 7475 D latch D146 D147 ci 7475 rs latch 74LS109 74LS78 74LS107 74LS114 7475 data latch PDF

    TTL 74ls74

    Abstract: 74ls74 CI 7473 TTL 7474 7476 JK ttl 7474 14 PIN Jk 7476 7474 PIN DIAGRAM pin diagram 7474 7474 16 PIN
    Text: FAIRCHILD LOGIC/CONNECTION DIAGRAMS DIGITAL -TTL MASTER/SLAVE EDGE-TRIGGERED D55 9020 D60 9024, 54/74109, 54S/74S109, 54LS/74LS109 5 ui 9 D UJ -=pi (3 J Q 2 — J SD 0 CP Z o (3 4 K Ä Co “LT in > </> O a 3 -0 K Co ° I- 3 a. I- 3 O 4-0 Co ? 15 D61 54/7474, 54H/74H74,


    OCR Scan     		54S/74S109, 54LS/74LS109 54H/74H74, 54S/74S74, 54LS/74LS74 54H/74H73, 54H/74H73 54H/74H103 54S/74S113 54LS/74LS113 TTL 74ls74 74ls74 CI 7473 TTL 7474 7476 JK ttl 7474 14 PIN Jk 7476 7474 PIN DIAGRAM pin diagram 7474 7474 16 PIN PDF

    74LS82

    Abstract: 74LS176 74LS94 74LS286 74ls150 74LS177 74LS116 74ls198 7400 TTL 74ls521
    Text: GOULD 4055916 GOULD SEMICONDUCTOR SEMICONDUCTOR DIV DIV 03E D | 03E MDSSTlb 09920 D UCICmEU T-4 3I-V 7400 TTL Cells •> GOULD CM OS Gate Array and Standard Cell Library Electronics Features General Description • Over 200 functions available. 7400 TTL Cells, a member of Gould’s EXPERT ASIC


    OCR Scan     		PDF

    ci 7475

    Abstract: D147 74LS109 74L576 TTL 7475 pin diagram 7475 rs latch 74LS78 fairchild 9314 74LS279
    Text: FAIRCHILD LOGIC/CONNECTION DIAGRAMS DIGITAL -T T L 7 1 2 6 3 5 1 i l Ao A R B O a A 2 b A 3 e E l d e 13 12 11 10 RBI f 9 E 9 15 3 2 4 m 14 Do So Qo 5 7 iw iE iE i[i3 ii« in F 5 if» i Ü 2 S 2 $3 Da Qi O 2 Q 3 13 12 10 r r 14 15 Vcc = Pin 16 GND = Pin 8


    OCR Scan     		93L14 54LS/74LS279 54LS/74LS75 93L08, 54LS/74LS77 54LS/74LS279 93L14 54LS/74LS196 54LS/74LS197 54LS/74LS75 ci 7475 D147 74LS109 74L576 TTL 7475 pin diagram 7475 rs latch 74LS78 fairchild 9314 74LS279 PDF

    74LS76 IC

    Abstract: TC74HC76AP IC 74LS76 AF4 equivalent TC74HC76A
    Text: TC74HC76AP/AF D U A L J - K F L I P - F L O P WI TH P R E S E T A N D C L E A R The TC74HC76A is a high speed CMOS J - K FL IP FLOP fabricated with silicon gate C2MOS technology. It achieves the high speed operation sim ilar to equivalent LSTTL while m aintaining the CMOS low power


    OCR Scan     		TC74HC76AP/AF TC74HC76A TC74HC76AP/AF-3 TC74HC76AP/AF-4 74LS76 IC TC74HC76AP IC 74LS76 AF4 equivalent PDF

    74hc76

    Abstract: M74HC76
    Text: SbE D m 7^2^37 003^13 3^2 • SGTH S C S -T H O M S O N M54HC76 M74HC76 S G S-THOMSON T-*t£-07-07 DUAL J-K FLIP FLOP WITH PRESET AND CLEAR ■ HIGH SPEED fMAX = 60 MHz TYP. at Vc c = 5V ■ LOW POWER DISSIPATION lc c = 2 pJK (MAX.) at 25°C ■ OUTPUT DRIVE CAPABILITY


    OCR Scan     		M54HC76 M74HC76 54/74LS76 M54HC76 M74HC76 M54/74HC76 G031fll7 74hc76 PDF

    Untitled

    Abstract: No abstract text available
    Text: SANYO SEMICONDUCTOR CO RP 12E D I 'X- t ' - i i ' TTOOTb T - ^ b []0[]2t>t,3 0 7 - 0 7 LC74HC7o 30068 . ¡Ê2027A CMOS High-Speed Standard Logic LC74HC Senes Dual J-K Flip-Flop with Set and Reset Features The LC74HC76 consists o f 2 identical J-.K type flip-flops.


    OCR Scan     		LC74HC7o LC74HC LC74HC76 74LS76) 54LS/74LS LC74HC76 PDF

    74LS76D

    Abstract: M74HC76
    Text: rrr s g s -th o m s o n Ä T # ms4 h c ? 6 R fflD O œ iL iO ÏÏM iD g i M 7 4 H C 7 6 DUAL J-K FLIP FLOP WITH PRESET AND CLEAR • HIG HSPEED fMAX = 65 MHz TYP. AT Vcc = 5 V ■ LOW POWER DISSIPATION Ice = 2 jiA (MAX.) AT 25 °C ■ OUTPUT DRIVE CAPABILITY


    OCR Scan     		54/74LS76 M54/74Hhis 74LS76D M74HC76 PDF

    am9511

    Abstract: AM9511DC Algorithm Details for the Am9511A APU AM95111 H/AM9511 AM9511DM OS-050 Am9511-1
    Text: IdeosFcrDesign Hardware interface joins pP to APU to ease software burden on host Hardware support for a microprogrammed arithmetic-processing unit reduces the software ov­ erhead required to interface the device to a standard microprocessor bus. The versatile math chip can be


    OCR Scan     		Am9511 OS-050 OS-051 24-Pin AM9511DC Algorithm Details for the Am9511A APU AM95111 H/AM9511 AM9511DM OS-050 Am9511-1 PDF

    74LS82

    Abstract: 74245 BIDIRECTIONAL BUFFER IC ic 4583 schmitt trigger core bit excess 3 adder using IC 7483 advantages for ic 7473 4 BIT COUNTER 74669 la 4508 ic schematic diagram XF107 74295 random number generator by using ic 4011 and 4017
    Text: General Features The SCxD4 series of high performance CMOS gate arrays offers the user the ability to realise customised VLSI inte­ grated circuits featuring the speed performance previously obtainable only with bipolar technologies whilst retaining all the advantages of CMOS technology; low power consum p­


    OCR Scan     		PDF

    toshiba tc110g

    Abstract: 74LS82 74ls150 74LS514 toshiba tc140g 74ls150 pin configuration 74LS273 SC11C1 diode sr45 74LS194 internal circuit diagram
    Text: SIEMENS AKTIEN6ESELLSCHAF 47E » • BS3SbOS 0037405 7 » S I E G General Description Our Sea-of-Gates concept is based on a highperformance CMOS technology, in either 1.5 micron or 1.0 micron transistor gate length. This is equivalent to 1.1 or 0.8 micron effective


    OCR Scan     		PDF

    74ls82

    Abstract: 74245 BIDIRECTIONAL BUFFER IC 74ls150 ph 4531 diode 4583 dual schmitt trigger ic D flip flop 7474 74245 BUFFER IC ic 7483 BCD adder data sheet ic 74139 Quad 2 input nand gate cd 4093
    Text: General Features The SCxD4 series of high perform ance CM O S gate arrays offers the user the ability to realise custom ised VLSI inte­ grated circuits featuring the speed perform ance previously obtainable only with bipo lar tech nolog ies whilst retaining all


    OCR Scan     		PDF

    MH1SS1

    Abstract: TESLA mh 7400 MH 7404 mh 7400 tesla cdb 838 tda 7851 L 741PC TDB0124DP tda 4100 TDA 7851 A
    Text: m ö lk ^ o e le l-c te n a n il-c Information Applikation RGW Typenübersicht Vergleich Teil 2: RGW M iM U Z A U l KÉD lnrüÖC=SraO Information Applikation HEFT 50 RGW Typenübersicht + Vergleich Teil 2: RGW wob Halbleiterwerk Frankfurt /oder bt r iab im v«b kombinat mikrootektronik


    OCR Scan     		PDF