Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    74S74 IC Search Results

    74S74 IC Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    74HC4053FT Toshiba Electronic Devices & Storage Corporation CMOS Logic IC, SPDT(1:2)/Analog Multiplexer, TSSOP16B, -40 to 125 degC Visit Toshiba Electronic Devices & Storage Corporation
    7UL2T125FK Toshiba Electronic Devices & Storage Corporation One-Gate Logic(L-MOS), Buffer, SOT-765 (US8), -40 to 85 degC Visit Toshiba Electronic Devices & Storage Corporation
    7UL2T126FK Toshiba Electronic Devices & Storage Corporation One-Gate Logic(L-MOS), Buffer, SOT-765 (US8), -40 to 85 degC Visit Toshiba Electronic Devices & Storage Corporation
    74HC4051FT Toshiba Electronic Devices & Storage Corporation CMOS Logic IC, SP8T(1:8)/Analog Multiplexer, TSSOP16B, -40 to 125 degC Visit Toshiba Electronic Devices & Storage Corporation
    7UL1G07FU Toshiba Electronic Devices & Storage Corporation One-Gate Logic(L-MOS), Non-Inverter Buffer (Open Drain), USV, -40 to 85 degC Visit Toshiba Electronic Devices & Storage Corporation
    SF Impression Pixel

    74S74 IC Price and Stock

    Semiconductors 74S74

    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Onlinecomponents.com 74S74 49
    • 1 $0
    • 10 $0
    • 100 $0
    • 1000 $0
    • 10000 $0
    		Buy Now

    74S74 IC Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    ic 7475 latch

    Abstract: ic 74121 74121 ic application circuits of ic 74121 weighing scale IC 7474 flipflop Digital Weighing Scale schematic AM2504 features of ic 7474 7474 D latch
    Text: Application Note 17 December 1985 Considerations for Successive Approximation A→D Converters Jim Williams conversion speeds below 2 s, although they are quite expensive. Because of these factors, it is often desirable to build, rather than buy, a high speed 12-bit SAR converter.


    Original     		PDF 12-bit 20s/DIV an17f AN17-8 ic 7475 latch ic 74121 74121 ic application circuits of ic 74121 weighing scale IC 7474 flipflop Digital Weighing Scale schematic AM2504 features of ic 7474 7474 D latch

    74S74

    Abstract: 74s74 information 9S74 ScansUX1002
    Text: FAIRCHILD SUPER HIGH SPEED TTL/SSI • 9S74/54S74, 74S74 DUAL D-TYPE EDGE TRIGGERED FLIP-FLOP DESCRIPTIO N — The 9S74/54S74, 74S74 dual edge-triggered flip-flops utilize Schottky TTL_circuitry to produce very high speed D-type flip-flops. Each flip-flop has individual clear and preset inputs, and also complementary Q and Q outputs.


    OCR Scan     		PDF 9S74/54S74, 74S74 74s74 information 9S74 ScansUX1002

    74S74

    Abstract: 74s74 ic
    Text: GD54/74S74 DUAL D-TYPE POSITIVE EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR Description Pin Configuration This d evice contains tw o independent D -type positive e d g e triggered flip-flops. A low level at the CLR 2D 2CK 2PR 2Q 20 preset or clear inputs sets or resets the outputs


    OCR Scan     		PDF GD54/74S74 74S74 74s74 ic

    74LS74 truth table

    Abstract: 7474PC 74LS74PC pin IC 7474 DE flip-flop 7474 74ls74d 74S74 national 74ls74 ic logic diagram of ic 7474 54LS74FM
    Text: NATIONAL SENICOND -CLOGIO D2E D | LSDllES D0b371S 2 | 74 T-46-07-09 CO NNECTIO N DIAGRAM S PINO UT A 54/7474 54H/74H74 54S/74S74 54LS/74LS74 DUAL D-TYPE POSITIVE EDGETRIG GERED FLIP-FLOP PINO UT B DESCRIPTION — The '74 devices are dual D-type flip -flo p s w ith Direct Clear


    OCR Scan     		PDF D0b371S T-46-07-09 54H/74H74 54S/74S74 54LS/74LS74 QDb3717 54/74H 54/74S 54/74LS 74LS74 truth table 7474PC 74LS74PC pin IC 7474 DE flip-flop 7474 74ls74d 74S74 national 74ls74 ic logic diagram of ic 7474 54LS74FM

    F7474PC

    Abstract: 74ls74d 7474 pin out diagram ic 7474 pin diagram 74H74D 7474PC IC 74LS74 pin IC 7474 74LS74PC IC 7474 flipflop
    Text: 74 C O N N E C T IO N DIAGRAM S P IN O U T A 54/7474 < ? / / 6 ' \/54H/74H74 t f e. j w w^4S/74S74 £>/, o 'b, U34LS/74LS74 ^ ^ < - 3 ^ — "Si / / DUAL D-TYPE POSITIVE ED G e"TRIGGERED FLIP-FLOP P IN O U T B DESCRIPTIO N — The ’74 devices are dual D-type flip-flops with Direct C le a r


    OCR Scan     		PDF \/54H/74H74 4S/74S74 34LS/74LS74 54/74H 54/74S 54/74LS F7474PC 74ls74d 7474 pin out diagram ic 7474 pin diagram 74H74D 7474PC IC 74LS74 pin IC 7474 74LS74PC IC 7474 flipflop

    7474PC

    Abstract: 74LS74PC 74h74p 74LS74DC 74ls74D 7474 truth table 74H74D 7474 D flip-flop 7474 pin out diagram 74H74DC
    Text: 74 CONNECTIO N DIAGRAMS PINOUT A 54/7474 < 2 y / 6 ‘ V/S4H/74H74 û / / ^S4S/74S74 0 / / 5 3 s 54L S /74L S 74 { / / i ; = DUAL D-TYPE POSITIVE EDGETRIGGERED FLIP-FLOP D DESCRIPTION — T h e '74 devices are dual D-type flip -flop s with Direct Clear and Set inputs and com plem entary Q, Q outputs. Inform ation at the input is


    OCR Scan     		PDF /S4H/74H74 4S/74S74 -54LS/74LS74r//c 64/74H 54/74S 54/74LS 7474PC 74LS74PC 74h74p 74LS74DC 74ls74D 7474 truth table 74H74D 7474 D flip-flop 7474 pin out diagram 74H74DC

    74ls74 pin configuration

    Abstract: 7474 D flip-flop S5474F 74H74 7474 D flip flop 74ls74 N7474F pin diagram of 7474 S54S74F/883B N74H74F
    Text: 54/7474 54H/74H74 54S/74S74 54LS/74LS74 DESCRIPTION Th e “ 74” is a Dual P ositive E dge -T rig gere d D -T ype F lip-F lo p fe a tu rin g ind ivid u a l data, c lo c k , set and reset inputs; also c o m p le ­ m e ntary Q and Q ou tp u ts. S et S d and Reset (R d ) are a syn ch ro n o u s


    OCR Scan     		PDF 54H/74H74 54S/74S74 54LS/74LS74 54H/74H 54S/74S 54LS/74LS 74ls74 pin configuration 7474 D flip-flop S5474F 74H74 7474 D flip flop 74ls74 N7474F pin diagram of 7474 S54S74F/883B N74H74F

    7474 pin out diagram

    Abstract: TTL 7474 7474 D flip-flop circuit diagram 74LS74A pin out configuration specifications 7474 7474 pin configuration 7474 7474 ttl Flip-Flops 7474 pin diagram of 7474
    Text: 7474, LS74A, S74 Signetics Flip-Flops Dual D-Type Flip-Flop Product Specification Logic Products DESCRIPTION The '74 is a dual positive edge-triggered D-type flip-flop featuring individual Data, Clock, Set and Reset inputs; also com­ plementary Q and 5 outputs.


    OCR Scan     		PDF LS74A, 500ns 500ns 1N916, 1N3064, 7474 pin out diagram TTL 7474 7474 D flip-flop circuit diagram 74LS74A pin out configuration specifications 7474 7474 pin configuration 7474 7474 ttl Flip-Flops 7474 pin diagram of 7474

    7474 D flip-flop circuit diagram

    Abstract: 7474 D flip-flop 7474 LS 7474 ls 7474 74S74 74ls74a
    Text: 7474, LS74A, S74 Signetjcs Flip-Flops Dual D-Type Flip-Flop Product Specification Logic Products DESCRIPTION T h e '7 4 is a dual positive edge-triggered D -type flip-flop featuring individual D ata, Clock, S e t and R eset inputs; also com ­ plem entary Q and Ü outputs.


    OCR Scan     		PDF LS74A, 1N916, 1N3064, 500ns 500ns 7474 D flip-flop circuit diagram 7474 D flip-flop 7474 LS 7474 ls 7474 74S74 74ls74a

    74s74

    Abstract: 54S74
    Text: SN5474, SN54LS74A, SM54S74, SN7474, SN74LS74A, SN74S74 DUAL D-TYPE POSITIVE EDGE TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR DECEMBER 1983 - REVISED MARCH 1988 Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers and Flat Packages, and Plastic and Ceramic


    OCR Scan     		PDF SN5474, SN54LS74A, SM54S74, SN7474, SN74LS74A, SN74S74 74s74 54S74

    TTL 7474

    Abstract: 7474 pin configuration 7474 D flip-flop circuit diagram pin diagram of 7474 7474 7474 PIN DIAGRAM LS74A 74574 7474 D flip-flop 8XC660
    Text: Signetics 7474, LS74A, S74 Flip-Flops Dual D-Type Flip-Flop Product Specification Logic Products DESCRIPTION The '74 is a dual positive edge-triggered D-type flip-flop featuring individual Data, Clock, Set and Reset inputs; also com­ plementary Q and Q outputs.


    OCR Scan     		PDF 1N916, 1N3064, 500ns TTL 7474 7474 pin configuration 7474 D flip-flop circuit diagram pin diagram of 7474 7474 7474 PIN DIAGRAM LS74A 74574 7474 D flip-flop 8XC660

    D8202A

    Abstract: intel 8288 intel 8202 8203 8085A L8202A intel 2116 Intel 2164 8202 intel 8202A
    Text: in t e i APPLICATION NOTE AP-97A Aprii 1982 6-1 ORDER NUMBER: 2103S»001 AP-97A INTRODUCTION Table 1. Comparison of Intel Static and Dynamic RAMs Introduced during 1981 T he designer o f a m icroprocessor-based system has two basic types o f devices available to im plem ent a ran d o m


    OCR Scan     		PDF AP-97A 2103S 16-pin 20-pin 74S138 D8202A intel 8288 intel 8202 8203 8085A L8202A intel 2116 Intel 2164 8202 intel 8202A

    TTL 7474

    Abstract: 7474 pin out diagram 7474 D flip-flop circuit diagram 7474 7474 D flip-flop pin diagram of 7474 74LS74A pin out configuration 7474 j-k flip flop 7474 pin configuration pin configuration of d flip flip 7474
    Text: 7474, LS74A, S74 Signetics Flip-Flops Dual D-Type Flip-Flop Product Specification Logic Products DESCRIPTION Th e '7 4 is a dual positive edge-triggered D-type flip-flop featuring individual Data, Clock, S et and R eset inputs; also com ­ plem entary Q and Q outputs.


    OCR Scan     		PDF LS74A, 1N916, 1N3064, 500ns TTL 7474 7474 pin out diagram 7474 D flip-flop circuit diagram 7474 7474 D flip-flop pin diagram of 7474 74LS74A pin out configuration 7474 j-k flip flop 7474 pin configuration pin configuration of d flip flip 7474

    Z80 INTERFACING TECHNIQUES

    Abstract: Z80 application note dynamic ram latch 74574 MK4116-2 MUX 74157 74LSI38 MK4027 16Kx8 static ram ttl mk4116 MK4116-3
    Text: _ MOSTEK _ Z80 INTERFACING TECHNIQUES FOR DYNAMIC RAM _ Application Note Since the introd uctio n o f second generation m icro ­ processors, there has been a steady increase in the need fo r larger R A M m em ory fo r m icroco m p uter


    OCR Scan     		PDF 16-pin C22S00 222D00 322C00 Z80 INTERFACING TECHNIQUES Z80 application note dynamic ram latch 74574 MK4116-2 MUX 74157 74LSI38 MK4027 16Kx8 static ram ttl mk4116 MK4116-3

    Signal path designer

    Abstract: No abstract text available
    Text: David A. Laws and Peter Alfke Advanced Micro Devices, Inc., Sunnyvale, CA Standardizes Around Slim 24-Pin Package Most 1C designers tend to focus their attention on ever more complex VLSI solutions to improve the package count, cost, and reliability of microprocessor based sys­


    OCR Scan     		PDF 24-Pin 20-pin 10-bit 5405A Signal path designer

    Untitled

    Abstract: No abstract text available
    Text: TYPES SN5474, SN54H74, SN54L74, SN54LS74A, SN54S74, SN7474, SN74H74, SN74LS74A, SN74S74 DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR REVISED DECEMBER 1983 Package Options Include Both Plastic and Ceram ic Chip Carriers in Addition to Plastic


    OCR Scan     		PDF SN5474, SN54H74, SN54L74, SN54LS74A, SN54S74, SN7474, SN74H74, SN74LS74A, SN74S74 54L74

    logic ic 7476 pin diagram

    Abstract: logic ic 74LS76 pin diagram ic 74109 74LS107 74109 dual JK IC 74196 7476 Connection diagram 74LS109 ic 7474 pin diagram 7474 D latch
    Text: IO PO 10 ro o CO 00 4-Bit D Latch 4-Bit D Latch 4-Bit D Latch 4-Bit D Latch 4-Bit D Latch 4-Bit D Latch - o to Item 4-Bit D Latch 4-Bit D Latch 4-Bit D Latch 4-Bit D Latch 4-Bit RS Latch 4-Bit RS Latch 4-Bit RS Latch 4-Bit RS Latch 5477 54/7475 93L14 9314


    OCR Scan     		PDF 54LS/74LS77 54LS/74LS75 54LS/74LS197 93L14 54LS/74LS196 54LS/74LS279 54H/74H73, 54LS/74LS73 54LS/74LS107 logic ic 7476 pin diagram logic ic 74LS76 pin diagram ic 74109 74LS107 74109 dual JK IC 74196 7476 Connection diagram 74LS109 ic 7474 pin diagram 7474 D latch

    8 BIT ADC 0801

    Abstract: 1J analog devices THC-0300 7474 pin out diagram MAH-0801 MAH-1001 AH-0801 THS0060
    Text: A N A LO G D E V IC E S Ultra High Speed 8- and 10-Bit A/D Converters FEATURES High Speed at L o w C o st 8-Bits @ 7 5 0 n s max 10-Bits @ 1/us max M o n o to n ic O ver Temperature Differential N onlinearity ± 1 / 4 L S B typ Parallel and Serial O utp uts


    OCR Scan     		PDF 10-Bit 750ns 10-Bits MAH-0801, MAH-1001-2 THC-0300 MAH-0801 MAH-1001 8 BIT ADC 0801 1J analog devices 7474 pin out diagram MAH-0801 MAH-1001 AH-0801 THS0060

    74h71 ic

    Abstract: 74s71 74S74 CT5474 CT71 CT74 CT7474
    Text: v'T S ± f K & D | B £ S V.T7'I7:| c t:;is ;/ i c t'm s ?' CT5;H74 C T 7 1H7-t" W S » . S I « ) CT3 ! L S 7 1 CT74LS74 7 4 » f I t í P f ó M W f ó í f i D f i t t t a i , Ä-Tf54 .7.174, .vi 7 4 H 74. 5 1, 74S 7 4jfn54 / 74L. S 74 % t l S (feft tfiM «


    OCR Scan     		PDF CT74S71 CT51H74 -Tf54 74S74$ CT5474 /CT7474 CT54H74 CT54S74 /CT74S74 CT01LS74 74h71 ic 74s71 74S74 CT71 CT74 CT7474

    74ls74a ic

    Abstract: SN54L74
    Text: TYPES SN5474, SN54H74, SN54L74, SN54LS74A, SN54S74, SN7474, SN74H74, SN74LS74A, SN74S74 DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR R E V IS E D D E C E M B E R 1983 Package Options Include Both Plástic and Ceram ic Chip Carriers in Addition to Plastic


    OCR Scan     		PDF SN5474, SN54H74, SN54L74, SN54LS74A, SN54S74, SN7474, SN74H74, SN74LS74A, SN74S74 74ls74a ic SN54L74

    SN54S74

    Abstract: SN74S74
    Text: CIRCUIT TYPES SN54S74. SN74S74 DUAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS Typical Maxim um Input Clock Frequency . . . 90 M H z Typical Power Dissipation . . . 75 mW per Flip-Flop J O R N D U A L - IN - L IN E O R W F L A T P A C K A G E T O P V IE W TRUTH TABLE


    OCR Scan     		PDF SN54S74. SN74S74 54H/74H SN54S74

    Untitled

    Abstract: No abstract text available
    Text: SN5474, SN54LS74A, SN54S74, SN7474, SN74LS74A, SN74S74 DUAL D TYPE POSITIVE-EDGE-TRIGGERED FLIP FLOPS WITH PRESET AND CLEAR D E C E M B E R 1983 - R E V IS E D M A R C H 19B8 Package Options Include Plastic "Sm all Outline" Packages, Ceramic Chip Carriers


    OCR Scan     		PDF SN5474, SN54LS74A, SN54S74, SN7474, SN74LS74A, SN74S74

    DM54S74J

    Abstract: DM54S74W DM74S74 DM74S74M DM74S74N J14A M14A N14A W14B
    Text: S E M IC O N D U C T O R tm DM74S74 Dual Positive-Edge-Triggered D Flip-Flops with Preset, Clear, and Complementary Outputs General Description This device contains tw o independent positive-edge-triggered D flip-flops with com plem entary o ut­ puts. T he inform ation on the D input is accepted by the


    OCR Scan     		PDF DM74S74 DM54S74J DM54S74W DM74S74 DM74S74M DM74S74N J14A M14A N14A W14B

    80186 program loading

    Abstract: 8207 8207 intel intel 80186 external memory 80186 microprocessor features
    Text: in tg l APPUCA-riQN AP.167 August 1983 Intel Corporation, 1983. ORDER NUMBER: 230809-001 NOVEMBER 1983 6-43 AP-167 INTRODUCTION This Application Note will illustrate an iA PX design with the 8207 controlling the dynamic RAM array. The reader should be familiar with the 8207 data sheet, the


    OCR Scan     		PDF AP-167 80186 program loading 8207 8207 intel intel 80186 external memory 80186 microprocessor features