SCAS05FF
Abstract: SCAS10FF SCAS15FF
Text: SUPERFAST RECOVERY 1 PHASE FULL WAVE BRIDGE RECTIFIERS January 16, 1998 1997 SEMTECH CORP. SCAS05FF SCAS10FF SCAS15FF TEL:805-498-2111 FAX:805-498-3804 WEB:http://www.semtech.com 652 MITCHELL ROAD NEWBURY PARK CA 91320 SUPERFAST RECOVERY 1 PHASE FULL WAVE BRIDGE RECTIFIERS
|
Original
|
PDF
|
SCAS05FF
SCAS10FF
SCAS15FF
SCAS05FF
SCAS10FF
SCAS15FF
|
74AC11191
Abstract: CTRDIV16
Text: 74AC11191 SYNCHRONOUS 4-BIT UP/DOWN BINARY COUNTER SCAS105A – FEBRUARY 1990 – REVISED APRIL 1993 • • • • • • • • • DW OR N PACKAGE Single Down/Up Count Control Line TOP VIEW Look-Ahead Circuitry Enhances Speed of Cascaded Counters Fully Synchronous in Count Modes
|
Original
|
PDF
|
74AC11191
SCAS105A
500-mcustomer
74AC11191
CTRDIV16
|
Untitled
Abstract: No abstract text available
Text: 74AC11379 QUAD D-TYPE FLIP-FLOP WITH CLOCK ENABLE SCAS104 − MARCH 1990 − REVISED APRIL 1993 • • • • • • • • DW OR N PACKAGE TOP VIEW Contains Four Flip-Flops with Double-Rail Outputs Clock Enable Latched to Avoid False Clocking Applications Include: Buffer/Storage
|
Original
|
PDF
|
74AC11379
SCAS104
500-mA
300-mil
|
Untitled
Abstract: No abstract text available
Text: CDC208 DUAL 1ĆLINE TO 4ĆLINE CLOCK DRIVER WITH 3ĆSTATE OUTPUTS ąą SCAS109F − APRIL 1990 − REVISED OCTOBER 1998 D Low-Skew Propagation Delay D D D D D D DW PACKAGE TOP VIEW Specifications for Clock-Driver Applications TTL-Compatible Inputs and CMOS-Compatible Outputs
|
Original
|
PDF
|
CDC208
SCAS109F
500-mA
|
Untitled
Abstract: No abstract text available
Text: CDC208 DUAL 1-LINE TO 4-LINE CLOCK DRIVER WITH 3-STATE OUTPUTS SCAS109F – APRIL 1990 – REVISED OCTOBER 1998 D D D D D D D DW PACKAGE TOP VIEW Low-Skew Propagation Delay Specifications for Clock-Driver Applications TTL-Compatible Inputs and CMOS-Compatible Outputs
|
Original
|
PDF
|
CDC208
SCAS109F
500-mA
scaa032
|
Untitled
Abstract: No abstract text available
Text: CDC208 DUAL 1ĆLINE TO 4ĆLINE CLOCK DRIVER WITH 3ĆSTATE OUTPUTS ąą SCAS109F − APRIL 1990 − REVISED OCTOBER 1998 D Low-Skew Propagation Delay D D D D D D DW PACKAGE TOP VIEW Specifications for Clock-Driver Applications TTL-Compatible Inputs and CMOS-Compatible Outputs
|
Original
|
PDF
|
CDC208
SCAS109F
500-mA
|
CDC209
Abstract: CDC209-7 MS-001 MS-013
Text: CDC209, CDC209–7 DUAL 1-LINE TO 4-LINE CLOCK DRIVERS WITH 3-STATE OUTPUTS SCAS108D – MARCH 1990 – REVISED MAY 1997 D D D D D D D D D D DW OR N PACKAGE TOP VIEW CDC209 Replaces 74AC11208 CDC209-7 Replaces 74AC11208-7 Low-Skew Propagation Delay Specifications for Clock-Driver
|
Original
|
PDF
|
CDC209,
CDC209
SCAS108D
74AC11208
CDC209-7
74AC11208-7
500-mA
300-mil
MS-001
MS-013
|
Untitled
Abstract: No abstract text available
Text: 74AC11377 OCTAL DĆTYPE FLIPĆFLOP WITH CLOCK ENABLE ą SCAS101 − D3420, FEBRUARY 1990 − REVISED APRIL 1993 • • • • • • • • DW OR NT PACKAGE TOP VIEW Contains Eight D-Type Flip-Flops Clock Enable Latched to Avoid False Clocking Applications Include: Buffer/Storage
|
Original
|
PDF
|
SCAS101
D3420,
74AC11377
500-mA
300-mil
|
CDC209
Abstract: CDC209-7
Text: CDC209, CDC209–7 DUAL 1-LINE TO 4-LINE CLOCK DRIVERS WITH 3-STATE OUTPUTS SCAS108C – MARCH 1990 – REVISED MARCH 1994 D D D D D D D D D D DW OR N PACKAGE TOP VIEW CDC209 Replaces 74AC11208 CDC209-7 Replaces 74AC11208-7 Low-Skew Propagation Delay Specifications for Clock-Driver
|
Original
|
PDF
|
CDC209,
CDC209
SCAS108C
74AC11208
CDC209-7
74AC11208-7
500-mA
300-mil
|
D-3420
Abstract: No abstract text available
Text: 74AC11377 OCTAL DĆTYPE FLIPĆFLOP WITH CLOCK ENABLE ą SCAS101 − D3420, FEBRUARY 1990 − REVISED APRIL 1993 • • • • • • • • DW OR NT PACKAGE TOP VIEW Contains Eight D-Type Flip-Flops Clock Enable Latched to Avoid False Clocking Applications Include: Buffer/Storage
|
Original
|
PDF
|
SCAS101
D3420,
74AC11377
500-mA
300-mil
D-3420
|
Untitled
Abstract: No abstract text available
Text: CDC208 DUAL 1ĆLINE TO 4ĆLINE CLOCK DRIVER WITH 3ĆSTATE OUTPUTS ąą SCAS109F − APRIL 1990 − REVISED OCTOBER 1998 D Low-Skew Propagation Delay D D D D D D DW PACKAGE TOP VIEW Specifications for Clock-Driver Applications TTL-Compatible Inputs and CMOS-Compatible Outputs
|
Original
|
PDF
|
CDC208
SCAS109F
500-mA
|
74ACT11191
Abstract: CTRDIV16
Text: 74ACT11191 SYNCHRONOUS 4-BIT UP/DOWN BINARY COUNTER SCAS106A – D3455, FEBRUARY 1990 – REVISED APRIL 1993 • • • • • • • • • DW OR N PACKAGE TOP VIEW Inputs Are TTL-Voltage Compatible Single Down/Up Count Control Line Look-Ahead Circuitry Enhances Speed of
|
Original
|
PDF
|
74ACT11191
SCAS106A
D3455,
300-mil
74ACT11191
CTRDIV16
|
Untitled
Abstract: No abstract text available
Text: 74AC11379 QUAD D-TYPE FLIP-FLOP WITH CLOCK ENABLE SCAS104 − MARCH 1990 − REVISED APRIL 1993 • • • • • • • • DW OR N PACKAGE TOP VIEW Contains Four Flip-Flops with Double-Rail Outputs Clock Enable Latched to Avoid False Clocking Applications Include: Buffer/Storage
|
Original
|
PDF
|
SCAS104
74AC11379
500-mA
300-mil
|
Untitled
Abstract: No abstract text available
Text: 74ACT11379 QUAD DĆTYPE FLIPĆFLOP WITH CLOCK ENABLE SCAS103 − JANUARY 1990 − REVISED APRIL 1993 • • • • • • • • • DW OR N PACKAGE Inputs Are TTL-Voltage Compatible Contains Four Flip-Flops with Double-Rail Outputs Clock Enable Latched to Avoid False
|
Original
|
PDF
|
SCAS103
74ACT11379
500-mA
300-mil
|
|
|
Untitled
Abstract: No abstract text available
Text: 74ACT11379 QUAD D-TYPE FLIP-FLOP WITH CLOCK ENABLE SCAS103 – JANUARY 1990 – REVISED APRIL 1993 • • • • • • • • • DW OR N PACKAGE Inputs Are TTL-Voltage Compatible Contains Four Flip-Flops with Double-Rail Outputs Clock Enable Latched to Avoid False
|
Original
|
PDF
|
74ACT11379
SCAS103
500-mA
300-mil
|
74ACT11379
Abstract: 74ACT11379DW 74ACT11379N
Text: 74ACT11379 QUAD D-TYPE FLIP-FLOP WITH CLOCK ENABLE SCAS103 – JANUARY 1990 – REVISED APRIL 1993 • • • • • • • • • DW OR N PACKAGE Inputs Are TTL-Voltage Compatible Contains Four Flip-Flops with Double-Rail Outputs Clock Enable Latched to Avoid False
|
Original
|
PDF
|
74ACT11379
SCAS103
500-mA
300-mil
74ACT11379
74ACT11379DW
74ACT11379N
|
QCD13
Abstract: No abstract text available
Text: 74ACT11191 SYNCHRONOUS 4-BIT UP/DOWN BINARY COUNTER SCAS106A – D3455, FEBRUARY 1990 – REVISED APRIL 1993 • • • • • • • • • DW OR N PACKAGE TOP VIEW Inputs Are TTL-Voltage Compatible Single Down/Up Count Control Line Look-Ahead Circuitry Enhances Speed of
|
Original
|
PDF
|
74ACT11191
SCAS106A
D3455,
300-mil
QCD13
|
Untitled
Abstract: No abstract text available
Text: 74ACT11379 QUAD DĆTYPE FLIPĆFLOP WITH CLOCK ENABLE SCAS103 − JANUARY 1990 − REVISED APRIL 1993 • • • • • • • • • DW OR N PACKAGE Inputs Are TTL-Voltage Compatible Contains Four Flip-Flops with Double-Rail Outputs Clock Enable Latched to Avoid False
|
Original
|
PDF
|
SCAS103
74ACT11379
500-mA
300-mil
|
Untitled
Abstract: No abstract text available
Text: 74AC11379 QUAD D-TYPE FLIP-FLOP WITH CLOCK ENABLE SCAS104 − MARCH 1990 − REVISED APRIL 1993 • • • • • • • • DW OR N PACKAGE TOP VIEW Contains Four Flip-Flops with Double-Rail Outputs Clock Enable Latched to Avoid False Clocking Applications Include: Buffer/Storage
|
Original
|
PDF
|
SCAS104
74AC11379
500-mA
300-mil
|
Untitled
Abstract: No abstract text available
Text: 74AC11379 QUAD D–TYPE FLIP–FLOP WITH CLOCK ENABLE SCAS104 – MARCH 1990 – REVISED APRIL 1993 • • • • • • • • DW OR N PACKAGE TOP VIEW Contains Four Flip-Flops with Double-Rail Outputs Clock Enable Latched to Avoid False Clocking Applications Include: Buffer/Storage
|
Original
|
PDF
|
74AC11379
SCAS104
500-mA
300-mil
|
CDC208
Abstract: CDC208DBLE CDC208DW CDC208DWG4 CDC208DWR CDC208DWRG4 CDC208N MS-013
Text: CDC208 DUAL 1ĆLINE TO 4ĆLINE CLOCK DRIVER WITH 3ĆSTATE OUTPUTS ąą SCAS109F − APRIL 1990 − REVISED OCTOBER 1998 D Low-Skew Propagation Delay D D D D D D DW PACKAGE TOP VIEW Specifications for Clock-Driver Applications TTL-Compatible Inputs and CMOS-Compatible Outputs
|
Original
|
PDF
|
CDC208
SCAS109F
500-mA
CDC208
CDC208DBLE
CDC208DW
CDC208DWG4
CDC208DWR
CDC208DWRG4
CDC208N
MS-013
|
d204d
Abstract: No abstract text available
Text: 74AC11377 OCTAL D-TYPE FLIP-FLOP WITH CLOCK ENABLE SCAS101 - D3420, FEBRUARY 1990 - REVISED APRIL 1993 i * Contains Eight D-Type Flip-Flops * Clock Enable Latched to Avoid False Clocking DW OR NT PACKAGE TOP VIEW * Applications Include: Buffer/Storage Registers, Shift Registers, Pattern
|
OCR Scan
|
PDF
|
74AC11377
SCAS101
D3420,
500-mA
d204d
|
D3455
Abstract: No abstract text available
Text: 74ACT11191 SYNCHRONOUS 4-BIT UP/DOWN BINARY COUNTER SCAS106A- D3455, FEBRUARY 1990 - REVISED APRIL 1993 DW OR N PACKAGE TOP VIEW * Inputs Are TTL-Voltage Compatible * Single Down/Up Count Control Line * Look-Ahead Circuitry Enhances Speed of Cascaded Counters
|
OCR Scan
|
PDF
|
74ACT11191
SCAS106A-
D3455,
300-mil
D3455
|
Untitled
Abstract: No abstract text available
Text: CDC209, CDC209-7 DUAL 1-LINE TO 4-LINE CLOCK DRIVERS WITH 3-STATE OUTPUTS SCAS10 8 C - MARCH 1990 - REVISED MARCH 1994 DW OR N PACKAGE TOP VIEW • CDC209 Replaces 74AC11208 • CDC209-7 Replaces 74AC11208-7 • Low-Skew Propagation Delay Specifications for Clock-Drlver
|
OCR Scan
|
PDF
|
CDC209,
CDC209-7
SCAS10
CDC209
74AC11208
74AC11208-7
500-mA
300-mil
|
