81C61
Abstract: No abstract text available
Text: 1 111111111111111 11111 1 111111111111111 1 111111111111111 1 111111111111111 1 1 1234536787119ABACDEFA1D91111111 1 11111111 1 11111111 1 11 A1C 123314567891A758BCD814E1F3D167D1F1C5A36 AB1DA167 4DE !"#$%168812&' 1291CC1!"#1AABA9
|
Original
|
234536787119ABACDEFA
123314567891A758BCD814E1F3
167D1
C75C5
7533D71
1A758BCD814E1#
A357D1
B7D915
DCD9967E1
16AA3
81C61
|
PDF
|
74HCT139
Abstract: No abstract text available
Text: TECHNICAL DATA IN74LV139 Dual 2-to-4 line decoder/demultiplexer; inverting N SUFFIX PLASTIC The IN74LV139 is a low-voltage Si-gate CMOS device and is pin and function compatible with 74HCT139. The74LV139 is dual 2-to-4 line decoder/demultiplexer . This device has two independent decoders, each accepting two binary
|
Original
|
IN74LV139
IN74LV139
74HCT139.
The74LV139
Multifu04
74HCT139
|
PDF
|
74HC139a
Abstract: DL129 LS139 MC54HCXXXAJ MC74HCXXXAD MC74HCXXXAN 74HC139AD
Text: MOTOROLA SEMICONDUCTOR TECHNICAL DATA MC54/74HC139A Dual 1-of-4 Decoder/ Demultiplexer High–Performance Silicon–Gate CMOS The MC54/74HC139A is identical in pinout to the LS139. The device inputs are compatible with standard CMOS outputs; with pullup resistors,
|
Original
|
MC54/74HC139A
MC54/74HC139A
LS139.
MC54/74HC139A/D*
MC54/74HC139A/D
DL129
74HC139a
LS139
MC54HCXXXAJ
MC74HCXXXAD
MC74HCXXXAN
74HC139AD
|
PDF
|
AC139
Abstract: C139 IN74AC139N 0835 CMOS SWITCHING
Text: TECHNICAL DATA IN74AC139 Dual 1-of-4 Decoder/Demultiplexer The IN74AC139 is identical in pinout to the LS/ALS139, HC/HCT139. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LS/ALS outputs. This device consists of two independent 1-of-4 decoders, each of
|
Original
|
IN74AC139
IN74AC139
LS/ALS139,
HC/HCT139.
AC139
120x0
AC139
C139
IN74AC139N
0835 CMOS SWITCHING
|
PDF
|
LM 3919
Abstract: No abstract text available
Text: LED HIGH POWER CoB Product Series LED HIGH POWER CoB Product Series Data Sheet Created Date: 02 / 06 / 2013 Revision: 2.0, 05 / 21/ 2013 1 BNC-OD-C131/A4 Created Date : 05/26/2007 Revison : 1.01, 05/26/2008 LED HIGH POWER CoB Product Series 1. Description
|
Original
|
BNC-OD-C131/A4
LM 3919
|
PDF
|
IC 4012
Abstract: 4012 IC ci 4012 ALVCH16260 IDT74ALVCH16260 SO56-2 TH4012
Text: 3.3V CMOS 12-BIT TRI-PORT BUS EXCHANGER IDT74ALVCH16260 ADVANCE INFORMATION Integrated Device Technology, Inc. 12-bit latched bus multiplexers/transceivers for use in highspeed microprocessor application. These Bus Exchangers support memory interleaving with latched outputs on the B
|
Original
|
12-BIT
IDT74ALVCH16260
12-bit
SO56-1)
SO56-2)
SO56-3)
IC 4012
4012 IC
ci 4012
ALVCH16260
IDT74ALVCH16260
SO56-2
TH4012
|
PDF
|
C3-Y
Abstract: No abstract text available
Text: SN65LVDS386/388A/390, SN65LVDT386/388A/390 SN75LVDS386/388A/390, SN75LVDT386/388A/390 HIGH-SPEED DIFFERENTIAL LINE RECEIVERS SLLS394D – SEPTEMBER 1999 – REVISED MAY 2001 D D D D D D D D D D D Four ’390 , Eight (‘388A), or Sixteen (‘386) Line Receivers Meet or Exceed the
|
Original
|
SN65LVDS386/388A/390,
SN65LVDT386/388A/390
SN75LVDS386/388A/390,
SN75LVDT386/388A/390
SLLS394D
TIA/EIA-644
20-mil
LVDS390DR
SN75LVDS390PW
SN75LVDS390PWR
C3-Y
|
PDF
|
55AX1000
Abstract: FP-1-35-G-10 FP-1-27-G-10 10A3500 10A35 A3600 1-GUSVT-610 A1B ABB 2-GSVT-48-A 2-GUSVT-410
Text: Variable Area Flowmeter, Glass Tube Models A3500 & A3600 Specification DataFile •■ Removable metering tube – for range changing or cleaning without removing meter from line ■■ External retaining spring and equal area ends on tube – prevents the tube moving under pressure,
|
Original
|
A3500
A3600
SS/A35/36
55AX1000
FP-1-35-G-10
FP-1-27-G-10
10A3500
10A35
A3600
1-GUSVT-610
A1B ABB
2-GSVT-48-A
2-GUSVT-410
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN65LVDS386/388A/390, SN65LVDT386/388A/390 SN75LVDS386/388A/390, SN75LVDT386/388A/390 HIGH-SPEED DIFFERENTIAL LINE RECEIVERS SLLS394D – SEPTEMBER 1999 – REVISED MAY 2001 D D D D D D D D D D D Four ’390 , Eight (‘388A), or Sixteen (‘386) Line Receivers Meet or Exceed the
|
Original
|
SN65LVDS386/388A/390,
SN65LVDT386/388A/390
SN75LVDS386/388A/390,
SN75LVDT386/388A/390
SLLS394D
TIA/EIA-644
20-mil
VDT390DR
SN75LVDT390PW
SN75LVDT390PWR
|
PDF
|
Untitled
Abstract: No abstract text available
Text: "HYUNDAI HY67V18110/111 64K X 18 Bit SYNCHRONOUS CMOS SRAM PRELIMINARY DESCRIPTION This device integrates high-speed 64K x18 SRAM core, address registers, data input registers, a 2-bit burst ad dress counter and Non-pipelined output. All synchronous inputs pass through registers controlled by a posrtiveedge triggered clock K .
|
OCR Scan
|
HY67V18110/111
486/Pentium
20ns/25ns/30ns
40MHz
1DH04-11-MAY95
HY67V18110/111
HY67V18110C
|
PDF
|
MIL-S-3950
Abstract: 2TL1-12
Text: if LjJ g: MICRO SWITCH FREEPORT. IL L IN O IS . A OF D IV IS IO N fed . uj LO CNJ C A TA LO G L IS TIN G 2 T L 1 -1 2 SWITCH-T0GGLE U S A HONEYW ELL S E R IE S CHART 1 MFC. CODE »182» T H IS D R A W I N G C O V E R S A P R O P R I E T A R Y I T E M A N D IS T H E P R O P E R T Y O F M IC R O SWI TC H. A D I V I S I O N O F
|
OCR Scan
|
20SA0Â
2TL1-12
MIL-S-3950
MIL-S-3950
|
PDF
|
TC538000F
Abstract: No abstract text available
Text: s s S b P & & *& *& & & V~'+fr* " * ' w •vi TOS H IB A LfrGIC/NEIIORY* “ trEET r ^0^7240 G 0 2 1 elQ4 1 • T0S2 8M BIT (1 M W O R D X 8 BIT) CM O S M A SK RO M DESCRIPTION The TC538000P/F is a 8,388,608 bits read only memory organized as 1,048,576 words by 8blts.
|
OCR Scan
|
G021e
TC538000P/F
200ns,
TC538000F/F
600mil
32pin
525mil
TC538000F
|
PDF
|
74hc139a
Abstract: No abstract text available
Text: MOTOROLA SC 11E 0 § LOGIC OGflCHE*! T | Order this data sheet by MC54HC139A/D MOTOROLA SEM ICONDUCTOR TECHNICAL DATA T - 6 7 - 2 I - 5 Í ' M C54/74HC139A Advanced Information J SU FFIX CERAMIC CA SE 620-09 Dual 1-of-4 Decoder/ Demultiplexer High-Perform ance Silicon-G ate CM OS
|
OCR Scan
|
MC54HC139A/D
C54/74HC139A
MC54/74HC139A
LS139.
MC54/74HC139A
74hc139a
|
PDF
|
Untitled
Abstract: No abstract text available
Text: CMOS SRAM KM6164000B Family Document Title 256Kx16 bit Low Power CMOS Static RAM Revision No. History Draft Data Remark 0.0 Initial d ra ft June 28, 1996 Advance 0.1 Revise - Die name change ; A to B September 19, 1996 Preliminary 1.0 Finalize December 17, 1996
|
OCR Scan
|
KM6164000B
256Kx16
15/75mA
130mA
100pF
|
PDF
|
|
cs 308
Abstract: KM68U4000A
Text: KM68U4000A CMOS SRAM ELECTRONICS 512Kx8 bit Low Power & Low Vcc CMOS Static RAM FEATURE SUMMARY GENERAL DESCRIPTION • Process Technology : 0.4 um CMOS • Organization : 512Kx 8 • Power Supply Voltage KM68V4000A Family : 3.3 +/- 0.3V KM68U4000A Family : 3.0 +/- 0.3V
|
OCR Scan
|
KM68U4000A
512Kx8
512Kx
KM68V4000A
KM68U4000A
32-SOP,
32-TSOP
cs 308
|
PDF
|
9114 static ram
Abstract: dallas ds1280 a17b 68-PIN DS1280 DS1280Q-68 TD1220
Text: » A L L A S SEMICONDUCTOR CORP 31E D B HblMlBO 0003*133 0 ES DAL O S 1280 • W toàia^ M M éa^ M ni iii ii ì r -iiiJL.V^-r ¿ « .,- Mt. -«h. . '.riti , , tM . \* ^ * 5 0~7 E i£ a « a 081280 DALLAS 3-Wire to Bytewide Converter Chip semiconductor
|
OCR Scan
|
DS1280
68-pin
80-pln
DS1280Q-XX
DS1280FP-XX
2bl4130
DS1280Q-68
9114 static ram
dallas ds1280
a17b
DS1280
TD1220
|
PDF
|
Untitled
Abstract: No abstract text available
Text: D S 1647/D S 1S 47P PHELlMiNARY f iA I • A C - Nonvolatile Timekeeping RAM FEATURES PIN ASSIGNMENT DS1647/DS1647P A I6 B 2 A14 §3 A l2 • Clock registers are accessed identical to the static RAM. These registers are resident In the eight top RAM locations.
|
OCR Scan
|
1647/D
DS1647/DS1647P
DS1647/DS1847P
DS1847P
DS9034PCX
DS1647/DS
|
PDF
|
Untitled
Abstract: No abstract text available
Text: CMOS SRAM KM68V1000B, KM68U1000B Family 128Kx8 bit Low Power & Low Vcc CMOS Static RAM FEATURE SUMMARY GENERAL DESCRIPTION • Process T ec h n o lo g y : 0.6 um C M O S T h e K M 6 8 V 1 0 0 0 B and K M 6 8 U 1 0 0 0 B fam ily are fabricated • O rg a n iz a tio n : 1 2 8 K x 8
|
OCR Scan
|
KM68V1000B,
KM68U1000B
128Kx8
DD23b66
|
PDF
|
HY5117400
Abstract: WD41 HY5117400JC cs40
Text: HY5117400 Series «H YUND AI 4M x 4-bit CMOS DRAM DESCRIPTION The HY5117400 is the new generation and fast dynamic RAM organized 4,194,304 x 4-bit. The HY5117400 utilizes Hyundai’s CMOS silicon gate process technology as well as advanced circuit techniques to provide wide operating
|
OCR Scan
|
HY5117400
1AD05-20-MAR94
4b75Dflfl
DDD3D34
HY5117400JC
HY5117400UC
WD41
cs40
|
PDF
|
Untitled
Abstract: No abstract text available
Text: ><M y i l u n fi i H Y 5 1 V 4 4 1 O B S e r ie s 1M x 4-bit CMOS DRAM with Write-Per-Bit PREUMINARY DESCRIPTION The HY51V4410B is the new generation and fast dynamic RAM organized 1,048,576 x 4-bit with function of Write-Per-Bit. The HY51V4410B utilizes Hyundai's CMOS silicon gate process technology as well as advanced
|
OCR Scan
|
HY51V4410B
1AC14-00-MA
HY51V4410BJ
HY51V4410BU
HY51V4410BSU
HY51V441OBT
HY51V4410BLT
|
PDF
|
pin diagram of ic 6260
Abstract: No abstract text available
Text: FAST CMOS 12- BI T TRI - PORT BUS E X C H A N G E R IDT54/74FCT16260AT/CT/ET IDT54/74FCT162260AT/CT/ET FEATURES: DESCRIPTION: • C o m m o n f e a t ur e s : The F C T 16260A T/C T/E T and the F C T 162260AT/C T/ET Tri-Port Bus Exchangers are high-speed 12-bit latched bus
|
OCR Scan
|
IDT54/74FCT16260AT/CT/ET
IDT54/74FCT162260AT/CT/ET
6260A
162260AT/C
12-bit
E56-1
pin diagram of ic 6260
|
PDF
|
420 Diode 2ba
Abstract: land pattern for tvSOP
Text: 3.3V CMOS 12-BIT TO 24-BIT MULTIPLEXED D-TYPE LATCH WITH 3-STATE OUTPUTS FEATURES: - 0.5 MICRON CMOS Technology - Typical tsK o (Output Skew) < 250ps - IDT74AL VC16260 D E S C R IP T IO N : This 12-bit to 24-bit multiplexed D-type latch is built using advanced
|
OCR Scan
|
12-BIT
24-BIT
IDT74AL
VC16260
250ps
MIL-STD-883,
200pF,
635mm
ALVC16260:
0/40j
420 Diode 2ba
land pattern for tvSOP
|
PDF
|
sel 4039
Abstract: No abstract text available
Text: 3.3V CMOS 12-BIT TO 24-BIT MULTIPLEXED D-TYPE LATCH WITH 3-STATE OUTPUTS AND BUS-HOLD FE A T U R E S : - 0.5 MICRON CMOS Technology - Typical - ESD > 2000V per MIL-STD-883, Method 3015; tsK o (Output Skew) < 250ps > 200V using machine model (C = 200pF, R = 0)
|
OCR Scan
|
12-BIT
24-BIT
IDT74A
VCH16260
250ps
MIL-STD-883,
200pF,
635mm
ALVCH16260:
0/40j
sel 4039
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 3.3V CMOS 12-BIT TO 24-BIT MULTIPLEXED D-TYPE LATCH WITH 3-STATE OUTPUTS AND BUS-HOLD FEATURES: - 0.5 MICRON CMOS Technology - Typical tsK o (Output Skew) < 250ps - ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0) -
|
OCR Scan
|
12-BIT
24-BIT
IDT74ALVCH162260
250ps
MIL-STD-883,
200pF,
635mm
ALVCH162260:
0/40j
48-Pin
|
PDF
|