ACTEL CCGA 624 mechanical
Abstract: CCGA ACTEL CCGA 1152 mechanical CG1152 pogo pin cleaning CGS624 a440 ceramic actel package mechanical drawing RTAX2000 90Pb 10Sn solder paste
Text: Application Note AC190 Ceramic Column Grid Array Introduction Ceramic Column Grid Array CCGA packages are becoming increasingly popular as an alternative to Ceramic Ball Grid Array (CBGA) packages for applications requiring very high-density interconnections
|
Original
|
AC190
624-pin
CG624)
CG1152)
1272-pin
ACTEL CCGA 624 mechanical
CCGA
ACTEL CCGA 1152 mechanical
CG1152
pogo pin cleaning
CGS624
a440 ceramic
actel package mechanical drawing
RTAX2000
90Pb 10Sn solder paste
|
PDF
|
FULL SUBTRACTOR using 41 MUX
Abstract: RTAX2000D RTAX2000 ACTEL CCGA 1152 mechanical LGA 052 diagram CG484 RTAX4000D ACTEL burn-in lg1152 CCGA
Text: P ro du c t Br ie f RTAX-DSP Radiation-Tolerant FPGAs Radiation Performance • • • • • SEU-Hardened Registers Eliminate the Need for TripleModule Redundancy TMR – Immune to Single-Event Upsets (SEU) to LETTH > 37 MeV-cm2/mg – SEU Rate < 10-10 Errors/Bit-Day in Worst-Case
|
Original
|
TM1019
FULL SUBTRACTOR using 41 MUX
RTAX2000D
RTAX2000
ACTEL CCGA 1152 mechanical
LGA 052 diagram
CG484
RTAX4000D
ACTEL burn-in
lg1152
CCGA
|
PDF
|
RTSX32SU CQ84
Abstract: RT3PE3000L CQ256 CQFP 256 PIN actel A54SX32A SEU RT3PE600L Cqfp256 RTAX2000 ACTEL CCGA 624 mechanical rtax2000sl aircraft logic gates
Text: System-Critical FPGAs Product Catalog November 2009 Taking Designs from Earth to Outer Space Whether you’re designing for sea-level or 2,000,000 miles into space, Actel’s high-reliability, low-power FPGAs are your best choice. With a history of providing the most reliable, robust, low-power flash and antifuse-based FPGAs in
|
Original
|
|
PDF
|
LG1152
Abstract: ACTEL CCGA 624 mechanical A54SXA LG1272 CQ352
Text: v5.3 RTAX-S/SL RadTolerant FPGAs Radiation Performance Leading-Edge Performance • • • • • • • • • • SEU-Hardened Registers Eliminate the Need for TripleModule Redundancy TMR – Immune to Single-Event Upsets (SEU) to LETTH > 37 MeV-cm2/mg
|
Original
|
TM1019
LG1152
ACTEL CCGA 624 mechanical
A54SXA
LG1272
CQ352
|
PDF
|
56 pin edac connector
Abstract: PCB footprint cqfp 132 Silicon Sculptor II ACTEL CCGA 624 mechanical
Text: v2.0 RTAX-S RadTolerant FPGAs Designed for Space • • • • • • • • SEU-Hardened Registers Eliminate the Need for Triple-Module Redundancy TMR – Immune to Single-Event Upsets (SEU) to LETTH > 37 MeV-cm2/mg – SEU Rate < 10-10 Errors/Bit-Day in Worst-Case
|
Original
|
TM1019
56 pin edac connector
PCB footprint cqfp 132
Silicon Sculptor II
ACTEL CCGA 624 mechanical
|
PDF
|
ACTEL CCGA 624 mechanical
Abstract: LG1152 RTAX2000S ACTEL burn-in RTAX250S LGA 2011 Socket diagram RTAX2000 ACTEL CCGA 1152 mechanical cg624 RTAX1000S
Text: v5.4 RTAX-S/SL RadTolerant FPGAs Radiation Performance Leading-Edge Performance • • • • • • • • • • SEU-Hardened Registers Eliminate the Need for TripleModule Redundancy TMR – Immune to Single-Event Upsets (SEU) to LETTH > 37 MeV-cm2/mg
|
Original
|
TM1019
ACTEL CCGA 624 mechanical
LG1152
RTAX2000S
ACTEL burn-in
RTAX250S
LGA 2011 Socket diagram
RTAX2000
ACTEL CCGA 1152 mechanical
cg624
RTAX1000S
|
PDF
|
SILEX
Abstract: CQ352
Text: v2.0 RTAX-S RadTolerant FPGAs Designed for Space • • • • • • • • SEU-Hardened Registers Eliminate the Need for Triple-Module Redundancy TMR – Immune to Single-Event Upsets (SEU) to LETTH > 37 MeV-cm2/mg – SEU Rate < 10-10 Errors/Bit-Day in Worst-Case
|
Original
|
TM1019
SILEX
CQ352
|
PDF
|
CQ352
Abstract: antifuse
Text: v2.1 RTAX-S RadTolerant FPGAs Designed for Space • • • • • • • • SEU-Hardened Registers Eliminate the Need for Triple-Module Redundancy TMR – Immune to Single-Event Upsets (SEU) to LETTH > 37 MeV-cm2/mg – SEU Rate < 10-10 Errors/Bit-Day in Worst-Case
|
Original
|
TM1019
CQ352
antifuse
|
PDF
|
RTAX2000
Abstract: rtax4000 CDB 455 C34 IO358 DIODE SMD V05 128X3
Text: v5.1 RTAX-S/SL RadTolerant FPGAs Radiation Performance Leading-Edge Performance • • • • • • • • • • SEU-Hardened Registers Eliminate the Need for TripleModule Redundancy TMR – Immune to Single-Event Upsets (SEU) to LETTH > 37 MeV-cm2/mg
|
Original
|
TM1019
RTAX2000
rtax4000
CDB 455 C34
IO358
DIODE SMD V05
128X3
|
PDF
|
56 pin edac connector
Abstract: RTAX1000 edac 96 pin edac connector 292 CCGA
Text: v2.1 RTAX-S RadTolerant FPGAs Designed for Space • • • • • • • • SEU-Hardened Registers Eliminate the Need for Triple-Module Redundancy TMR – Immune to Single-Event Upsets (SEU) to LETTH > 37 MeV-cm2/mg – SEU Rate < 10-10 Errors/Bit-Day in Worst-Case
|
Original
|
TM1019
56 pin edac connector
RTAX1000
edac 96 pin edac connector
292 CCGA
|
PDF
|
LGA 478 SOCKET PIN LAYOUT
Abstract: RTAX2000
Text: v5.2 RTAX-S/SL RadTolerant FPGAs Radiation Performance Leading-Edge Performance • • • • • • • • • • SEU-Hardened Registers Eliminate the Need for TripleModule Redundancy TMR – Immune to Single-Event Upsets (SEU) to LETTH > 37 MeV-cm2/mg
|
Original
|
TM1019
LGA 478 SOCKET PIN LAYOUT
RTAX2000
|
PDF
|
624 CCGA
Abstract: CCGA ACTEL CCGA 624 mechanical
Text: v2.2 RTAX-S RadTolerant FPGAs Designed for Space • • • • • • • • SEU-Hardened Registers Eliminate the Need for Triple-Module Redundancy TMR – Immune to Single-Event Upsets (SEU) to LETTH > 37 MeV-cm2/mg – SEU Rate < 10-10 Errors/Bit-Day in Worst-Case
|
Original
|
TM1019
624 CCGA
CCGA
ACTEL CCGA 624 mechanical
|
PDF
|
Synplify tmr
Abstract: 2965A ACTEL CCGA 1152 mechanical RTAX2000 CGS624 A54SX16 TM-3015 CCGA RTAX1000S-SL rtax250s
Text: v5.3 RTAX-S/SL RadTolerant FPGAs Radiation Performance Leading-Edge Performance • • • • • • • • • • SEU-Hardened Registers Eliminate the Need for TripleModule Redundancy TMR – Immune to Single-Event Upsets (SEU) to LETTH > 37 MeV-cm2/mg
|
Original
|
TM1019
Synplify tmr
2965A
ACTEL CCGA 1152 mechanical
RTAX2000
CGS624
A54SX16
TM-3015
CCGA
RTAX1000S-SL
rtax250s
|
PDF
|
CQ352-FPGA
Abstract: RTAX1000s-cq RTAX4000S RTAX2000 RTAX2000S-CQ352 FPGA Application Note schematic 324 CDB 455 C34 rtax4000 AP3433
Text: v4.0 RTAX-S RadTolerant FPGAs Designed for Space • • • • • • • SEU-Hardened Registers Eliminate the Need for Triple-Module Redundancy TMR – Immune to Single-Event Upsets (SEU) to LETTH > 37 MeV-cm2/mg – SEU Rate < 10-10 Errors/Bit-Day in Worst-Case
|
Original
|
TM1019
CQ352-FPGA
RTAX1000s-cq
RTAX4000S
RTAX2000
RTAX2000S-CQ352
FPGA Application Note
schematic 324
CDB 455 C34
rtax4000
AP3433
|
PDF
|
|
RTAX2000S
Abstract: CDB 455 C34 RTAX1000S-CQ352 RTAX2000S-CQ352
Text: v3.0 RTAX-S RadTolerant FPGAs Designed for Space • • • • • • • • SEU-Hardened Registers Eliminate the Need for Triple-Module Redundancy TMR – Immune to Single-Event Upsets (SEU) to LETTH > 37 MeV-cm2/mg – SEU Rate < 10-10 Errors/Bit-Day in Worst-Case
|
Original
|
TM1019
RTAX2000S
CDB 455 C34
RTAX1000S-CQ352
RTAX2000S-CQ352
|
PDF
|
RTAX2000
Abstract: RTAX2000S RTAX1000SL rtax250 RTAX250SL RTAX4000SL RTAX1000 RTAX-S RTAX1000S-SL rtax250s
Text: Rev ision 13 RTAX-S/SL and RTAX-DSP Radiation-Tolerant FPGAs Radiation Performance Specifications • SEU-Hardened Registers Eliminate the Need for Triple-Module Redundancy TMR – Immune to Single-Event Upsets (SEU) to LETTH > 37 MeVcm2/mg – SEU Rate < 10-10 Errors/Bit-Day (worst case GEO)
|
Original
|
TM1019
MIL-STD-883B
Extended600
RTAX2000
RTAX2000S
RTAX1000SL
rtax250
RTAX250SL
RTAX4000SL
RTAX1000
RTAX-S
RTAX1000S-SL
rtax250s
|
PDF
|
QFN108
Abstract: QFN-132 kl1-v1 208 pin rqfp drawing qfn132 RT3PE3000L CQ256 DIMENSIONS pqfp 100 actel package mechanical drawing Actel A40MX04 PBGA 23X23 0.8 pitch
Text: v 11. 2 Package Mechanical Drawings Ceramic Pin Grid Array 84-Pin CPGA Top View 0.050" ± 0.010" Pin #1 ID 0.045" 0.055" 0.015" 0.018" ± 0.002" 0.100" BSC 1.100" ± 0.020" square 0.072" 0.088" L 0.120" 0.140" Side View K J H G F 1.000" BSC E D C B A 1 2 3
|
Original
|
84-Pin
A1010B
A1020B
100-Pin
QFN108
QFN-132
kl1-v1
208 pin rqfp drawing
qfn132
RT3PE3000L CQ256
DIMENSIONS pqfp 100
actel package mechanical drawing
Actel A40MX04
PBGA 23X23 0.8 pitch
|
PDF
|
Untitled
Abstract: No abstract text available
Text: v2.6 Axcelerator Family FPGAs u e Leading-Edge Performance • • • • – 350+ MHz System Performance 500+ MHz Internal Performance High-Performance Embedded FIFOs 700 Mb/s LVDS Capable I/Os Specifications • • • • • Up to 2 Million Equivalent System Gates
|
Original
|
|
PDF
|
ACTEL CCGA 1152 mechanical
Abstract: CS180 antifuse AX125 AX2000 CQ208 CQ256 FG256 PQ208 ACTEL CCGA 624 mechanical
Text: v2.8 Axcelerator Family FPGAs u e Leading-Edge Performance • • • • – 350+ MHz System Performance 500+ MHz Internal Performance High-Performance Embedded FIFOs 700 Mb/s LVDS Capable I/Os Specifications • • • • • Up to 2 Million Equivalent System Gates
|
Original
|
|
PDF
|
Untitled
Abstract: No abstract text available
Text: v2.5 Axcelerator Family FPGAs u e Leading-Edge Performance • • • • – 350+ MHz System Performance 500+ MHz Internal Performance High-Performance Embedded FIFOs 700 Mb/s LVDS Capable I/Os Specifications • • • • • Up to 2 Million Equivalent System Gates
|
Original
|
|
PDF
|
ACTEL CCGA 624 mechanical
Abstract: ACTEL CCGA 1152 mechanical AX125 AX2000 CQ208 CS180 FG256 PQ208 CQ352 AX1000
Text: v2.7 Axcelerator Family FPGAs u e Leading-Edge Performance • • • • – 350+ MHz System Performance 500+ MHz Internal Performance High-Performance Embedded FIFOs 700 Mb/s LVDS Capable I/Os Specifications • • • • • Up to 2 Million Equivalent System Gates
|
Original
|
|
PDF
|
ACTEL CCGA 1152 mechanical
Abstract: AX125 AX2000 CQ208 CQ256 CS180 FG256 PQ208 Trd16 Axcelerator Family FPGAs
Text: v2.8 Axcelerator Family FPGAs u e Leading-Edge Performance • • • • – 350+ MHz System Performance 500+ MHz Internal Performance High-Performance Embedded FIFOs 700 Mb/s LVDS Capable I/Os Specifications • • • • • Up to 2 Million Equivalent System Gates
|
Original
|
|
PDF
|
MA 6013
Abstract: No abstract text available
Text: v2.5 Axcelerator Family FPGAs u e Leading-Edge Performance • • • • – 350+ MHz System Performance 500+ MHz Internal Performance High-Performance Embedded FIFOs 700 Mb/s LVDS Capable I/Os Specifications • • • • • Up to 2 Million Equivalent System Gates
|
Original
|
|
PDF
|
ACTEL CCGA 1152 mechanical
Abstract: ACTEL CCGA 624 mechanical L33 thermal fuse ACTEL CCGA 1152 pin configuration actel PLL schematic footprint cqfp 240 m20 thermal fuse 115 M33 thermal fuse AX125 AX2000
Text: v2.6 Axcelerator Family FPGAs u e Leading-Edge Performance • • • • – 350+ MHz System Performance 500+ MHz Internal Performance High-Performance Embedded FIFOs 700 Mb/s LVDS Capable I/Os Specifications • • • • • Up to 2 Million Equivalent System Gates
|
Original
|
|
PDF
|