Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    BB484 Search Results

    SF Impression Pixel

    BB484 Price and Stock

    Suntsu Electronics Inc SXT2249BB48-40.000M

    CRYSTAL 40.000MHZ 9 PF SMD
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey SXT2249BB48-40.000M Bulk 1
    • 1 $0.66
    • 10 $0.582
    • 100 $0.4807
    • 1000 $0.4554
    • 10000 $0.4554
    		Buy Now

    Suntsu Electronics Inc SXT2249BB48-48.000M

    CRYSTAL 48.000MHZ 9 PF SMD
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey SXT2249BB48-48.000M Bulk 1
    • 1 $0.74
    • 10 $0.658
    • 100 $0.5843
    • 1000 $0.55504
    • 10000 $0.55504
    		Buy Now

    Suntsu Electronics Inc SXT32410BB48-40.000M

    CRYSTAL 40.000MHZ 10 PF SMD
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey SXT32410BB48-40.000M Bulk 1
    • 1 $0.63
    • 10 $0.555
    • 100 $0.459
    • 1000 $0.43476
    • 10000 $0.43476
    		Buy Now

    Suntsu Electronics Inc SXT32410BB48-44.000M

    CRYSTAL 44.000MHZ 10PF SMD
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey SXT32410BB48-44.000M Bulk 1
    • 1 $1.11
    • 10 $1.014
    • 100 $0.8143
    • 1000 $0.71428
    • 10000 $0.71428
    		Buy Now

    Suntsu Electronics Inc SXT32410BB48-48.000M

    CRYSTAL 48.000MHZ 10 PF SMD
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey SXT32410BB48-48.000M Bulk 1
    • 1 $0.41
    • 10 $0.345
    • 100 $0.278
    • 1000 $0.26392
    • 10000 $0.26392
    		Buy Now
    Find more BB484 price and stock on Findchips.com

    BB484 Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    BB-4707-05T

    Abstract: BBT-418 BB413
    Text: Air Feed Mylar Tape Applicator Mini-Mac Applicator Air Feed Mylar Tape Application Tooling Specification Sheet Order No. 63885-4600 FEATURES Directly adapts to most crimp presses and automatic wire processors Applicator designed to industry standard mounting and shut height of 135.80mm 5.346"


    Original     		PDF ATS-638854600 BB-4707-05T BBT-418 BB413

    38K30

    Abstract: DELTA39K
    Text: USE DELTA39K FOR Quantum38K™ ISR™ ALL NEW DESIGNS CPLD Family CPLDs Designed for Migration Features • High density — 30K to 100K usable gates — 512 to 1536 macrocells — 136 to 302 maximum I/O pins — Eight dedicated inputs including four clock pins and


    Original     		PDF DELTA39KTM Quantum38KTM 16-Kb 48-Kb 125-MHz 18-mm Quantum38K30 Quantum38K50 Quantum38K Delta39K 38K30

    100-Ball

    Abstract: 288-ball
    Text: Package Diagrams Thin Ball Grid Array Packages 100-Ball Thin Ball Grid Array 11 x 11 x 1.4 mm BB100 51-85107 1 Package Diagrams 165-Ball FBGA (13 x 15 x 1.35 mm) BB165 51-85122 2 Package Diagrams 172-Ball FBGA BB172 51-85114 3 Package Diagrams 256-Ball Thin Ball Grid Array (17 x 17 mm) BB256


    Original     		PDF 100-Ball BB100 165-Ball BB165 172-Ball BB172 256-Ball BB256 1-85108-A 288-Ball

    Untitled

    Abstract: No abstract text available
    Text: Delta39K ISR™ CPLD Family CPLDs at FPGA Densities™ Features • Carry-chain logic for fast and efficient arithmetic operations • Multiple I/O standards supported — LVCMOS 3.3/3.0/2.5/1.8V , LVTTL, 3.3V PCI, SSTL2 (I-II), SSTL3 (I-II), HSTL (I-IV), and GTL+


    Original     		PDF Delta39Kâ 64-bit 39K200-208EQFP 39K165 39K200 -233MHz Delta39K165Z 144-FBGA

    Untitled

    Abstract: No abstract text available
    Text: CYD04S72V CYD09S72V CYD18S72V FLEx72 3.3V 64K/128K/256K x 72 Synchronous Dual-Port RAM Functional Description Features • True dual-ported memory cells that allow simultaneous access of the same memory location ■ Synchronous pipelined operation ■ Family of 4 Mbit, 9 Mbit, and 18 Mbit devices


    Original     		PDF CYD04S72V CYD09S72V CYD18S72V FLEx72â 64K/128K/256K 18-micron

    BE5L

    Abstract: CYD04S72V CYD09S72V CYD18S72V DQ60L
    Text: CYD04S72V CYD09S72V CYD18S72V FLEx72 3.3 V 64 K/128 K/256 K x 72 Synchronous Dual-Port RAM Functional Description Features • True dual-ported memory cells that allow simultaneous access of the same memory location ■ Synchronous pipelined operation


    Original     		PDF CYD04S72V CYD09S72V CYD18S72V FLEx72TM K/128 K/256 18-micron BE5L CYD04S72V CYD09S72V CYD18S72V DQ60L

    be5l

    Abstract: No abstract text available
    Text: CYD04S72V CYD09S72V CYD18S72AV FLEx72 3.3V 64K/128K/256K x 72 Synchronous Dual-Port RAM Features Functional Description • True dual-ported memory cells that allow simultaneous access of the same memory location The FLEx72 family includes 4-Mbit, 9-Mbit and 18-Mbit


    Original     		PDF CYD04S72V CYD09S72V CYD18S72AV FLEx72TM 64K/128K/256K 18-Mbit 18-micron 484-ball FLEx72-E CYD18S72AV be5l

    100K preset horizontal

    Abstract: LB 124 d LB 124 transistor verilog code for implementation of eeprom 38K30 j510
    Text: Quantum38K ISR™ CPLD Family PRELIMINARY CPLDs Designed for Migration Features • High density — 30K to 100K usable gates — 512 to 1536 macrocells — 136 to 302 maximum I/O pins — Eight Dedicated Inputs including four clock pins and four global I/O control signal pins; four JTAG interface pins for reconfigurability/boundary scan


    Original     		PDF Quantum38KTM CY38K100 208-pin 208EQFP) Quantum38K30 Quantum38K50 Quantum38K 100K preset horizontal LB 124 d LB 124 transistor verilog code for implementation of eeprom 38K30 j510

    A13L

    Abstract: A15L CYD04S72V CYD09S72V CYD18S72V A0LA IOR 10 dc 1r
    Text: CYD04S72V CYD09S72V CYD18S72V PRELIMINARY FLEx72 3.3V 64K/128K/256K x 72 Synchronous Dual-Port RAM Features Functional Description • True dual-ported memory cells that allow simultaneous access of the same memory location • Synchronous pipelined operation


    Original     		PDF CYD04S72V CYD09S72V CYD18S72V FLEx72TM 64K/128K/256K 18-Mbit 18-micron FLEx72 18-Mbit FLEX72-E A13L A15L CYD04S72V CYD09S72V CYD18S72V A0LA IOR 10 dc 1r

    84 FBGA

    Abstract: 39K100 39K200 39K30 39K50 388-BGA
    Text: Delta39K ISR™ CPLD Family CPLDs at FPGA Densities™ Features • Multiple I/O standards supported — LVCMOS 3.3/3.0/2.5/1.8V , LVTTL, 3.3V PCI, SSTL2 (I-II), SSTL3 (I-II), HSTL (I-IV), and GTL+ • Compatible with NOBL™, ZBT™, and QDR™ SRAMs


    Original     		PDF Delta39KTM 66-MHz 64-bit 39K165 208-EQFP, 484-FBGA, 388-BGA, 676-FBGA 84 FBGA 39K100 39K200 39K30 39K50 388-BGA

    Untitled

    Abstract: No abstract text available
    Text: Quantum38K ISR™ CPLD Family CPLDs Designed for Migration Features • High density — 30K to 100K usable gates — 512 to 1536 macrocells — 136 to 302 maximum I/O pins — Eight dedicated inputs including four clock pins and four global I/O control signal pins; four JTAG


    Original     		PDF Quantum38Kâ 125-MHz 18-mm Quantum38K30 Quantum38K50 Quantum38K

    be5l

    Abstract: CYD18S72V-133BBI CYD04S72V CYD09S72V CYD18S72V
    Text: CYD04S72V CYD09S72V CYD18S72V FLEx72 3.3V 64K/128K/256K x 72 Synchronous Dual-Port RAM Features Functional Description • True dual-ported memory cells that allow simultaneous access of the same memory location The FLEx72 family includes 4-Mbit, 9-Mbit and 18-Mbit


    Original     		PDF CYD04S72V CYD09S72V CYD18S72V FLEx72TM 64K/128K/256K FLEx72 18-Mbit 18-Mbit CYD09S72V CYDxxS72AV be5l CYD18S72V-133BBI CYD04S72V CYD18S72V

    CYD18S72V-133BBI

    Abstract: CYD04S72V CYD09S72V CYD18S72V BE6R DQ49L
    Text: CYD04S72V CYD09S72V CYD18S72V FLEx72 3.3V 64K/128K/256K x 72 Synchronous Dual-Port RAM Features Functional Description • True dual-ported memory cells that allow simultaneous access of the same memory location The FLEx72 family includes 4-Mbit, 9-Mbit and 18-Mbit


    Original     		PDF CYD04S72V CYD09S72V CYD18S72V FLEx72TM 64K/128K/256K FLEx72 18-Mbit 18-Mbit CYD09S72V CYDxxS72AV CYD18S72V-133BBI CYD04S72V CYD18S72V BE6R DQ49L

    0c002

    Abstract: BE5L CYD18S72V-100BBC BE4L
    Text: PRELIMINARY FLEx72TM 18-Mb 256K x 72 Synchronous Dual-Port RAM Seamless Migration to Next-Generation FLEx72-ETM 18-Mb Dual-Port (CYD18S72V18) Features FLEx72TM (CYD18S72V) • True dual-ported memory allows both ports to simultaneously read from the same memory location


    Original     		PDF FLEx72TM 18-Mb FLEx72TM CYD18S72V) 18-Mb 133-MHz 484-ball BB484 FLEx72-E 0c002 BE5L CYD18S72V-100BBC BE4L

    Untitled

    Abstract: No abstract text available
    Text: Quantum38K ISR™ CPLD Family PRELIMINARY CPLDs at ASIC Prices™ Features • High density — 30K to 100K usable gates — 512 to 1536 macrocells — 136 to 302 maximum I/O pins — 8 Dedicated Inputs including 4 clock pins and 4 global I/O control signal pins; 4 JTAG interface pins


    Original     		PDF Quantum38KTM 38K15 144FBGA MIL-STD-883" /JESD22-A114-A 83MHz 66MHz" 125MHz 83MHz" Quantum38K

    8kx1 RAM

    Abstract: No abstract text available
    Text: Delta39K ISR™ CPLD Family PRELIMINARY CPLDs at FPGA Densities™ Features • Multiple I/O standards supported — LVCMOS 3.3/3.0/2.5/1.8V , LVTTL, 3.3V PCI, SSTL2 (I-II), SSTL3 (I-II), HSTL (I-IV), and GTL+ • Compatible with NOBL™, ZBT™, and QDR™ SRAMs


    Original     		PDF Delta39KTM 233-MHz MIL-STD-883" /JESD22A114-A 39K50 39K30 Delta39K 39K165/200 CY3LV002 CY3LV020. 8kx1 RAM

    39k200

    Abstract: CY39200V
    Text: Delta39K ISR™ CPLD Family PRELIMINARY CPLDs at FPGA Densities™ Features •Multiple I/O standards supported — LVCMOS 3.3/3.0/2.5/1.8V , LVTTL, 3.3V PCI, SSTL2 (I-II), SSTL3 (I-II), HSTL (I-IV), and GTL+ •Compatible with NOBL™, ZBT™, and QDR™ SRAMs


    Original     		PDF Delta39KTM 250-MHz 39k200 CY39200V

    be5l

    Abstract: No abstract text available
    Text: CYD04S72V CYD09S72V CYD18S72AV FLEx72 3.3V 64K/128K/256K x 72 Synchronous Dual-Port RAM Features Functional Description • True dual-ported memory cells that allow simultaneous access of the same memory location The FLEx72™ family includes 4-Mbit, 9-Mbit and 18-Mbit


    Original     		PDF CYD04S72V CYD09S72V CYD18S72AV FLEx72TM 64K/128K/256K 18-Mbit 18-micron 484-ball CYD18S72AV be5l

    Untitled

    Abstract: No abstract text available
    Text: CYD09S72V CYD18S72V FLEx72 3.3 V 128 K/256 K x 72 Synchronous Dual-Port RAM Features Functional Description • True dual-ported memory cells that allow simultaneous access of the same memory location ■ Synchronous pipelined operation ■ Family of 9-Mbit, and 18-Mbit devices


    Original     		PDF CYD09S72V CYD18S72V FLEx72â K/256 18-Mbit 18-micron

    CY39100V484B-125BBI

    Abstract: programmable slew rate control IO AT17LV010-10JI CY39030V256-125MBC IO1 5V 39K100 39K165 39K30 39K50 CY39100V208B-125NTC
    Text: Delta39K ISR™ CPLD Family CPLDs at FPGA Densities™ Features • Carry-chain logic for fast and efficient arithmetic operations • Multiple I/O standards supported — LVCMOS 3.3/3.0/2.5/1.8V , LVTTL, 3.3V PCI, SSTL2 (I-II), SSTL3 (I-II), HSTL (I-IV), and GTL+


    Original     		PDF Delta39KTM 66-MHz 64-bit 39K165 MG388 CY39030 -256FBGA CY39100V484B-125BBI programmable slew rate control IO AT17LV010-10JI CY39030V256-125MBC IO1 5V 39K100 39K30 39K50 CY39100V208B-125NTC

    39K100

    Abstract: 39K30 39K50
    Text: Delta39K ISR™ CPLD Family PRELIMINARY CPLDs at FPGA Densities™ Features — Clock polarity control at each register • Carry-chain logic for fast and efficient arithmetic operations • Multiple I/O standards supported — LVCMOS 3.3/3.0/2.5/1.8V , LVTTL, 3.3V PCI, SSTL2


    Original     		PDF Delta39KTM 64-bit 39K200-208EQFP 39K165 39K200 -233MHz Delta39K165Z 39K100 39K30 39K50

    208EQFP

    Abstract: No abstract text available
    Text: Quantum38K ISR™ CPLD Family CPLDs Designed for Migration Features • High density — 30K to 100K usable gates — 512 to 1536 macrocells — 136 to 302 maximum I/O pins — Eight dedicated inputs including four clock pins and four global I/O control signal pins; four JTAG


    Original     		PDF Quantum38KTM 125-MHz 18-mm Quantum38K30 Quantum38K50 Quantum38K 208EQFP

    CY39200V

    Abstract: No abstract text available
    Text: Delta39K ISR™ CPLD Family PRELIMINARY CPLDs at FPGA Densities™ •Multiple I/O standards supported — LVCMOS, LVTTL, 3.3V PCI, SSTL2 I-II , SSTL3 (I-II), HSTL (I-IV), and GTL+ •Compatible with NOBL™, ZBT™, and QDR™ SRAMs •Programmable slew rate control on each I/O pin


    Original     		PDF Delta39KTM NT208 51-85069-B 388-Lead MG388 256-Ball BB256/MB256 1-85108-A CY39200V

    Untitled

    Abstract: No abstract text available
    Text: CYD04S72V CYD09S72V CYD18S72V FLEx72 3.3 V 64 K/128 K/256 K x 72 Synchronous Dual-Port RAM Functional Description Features • True dual-ported memory cells that allow simultaneous access of the same memory location ■ Synchronous pipelined operation


    Original     		PDF CYD04S72V CYD09S72V CYD18S72V FLEx72TM K/128 K/256 FLEx72