Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    C CODE FOR CONVOLUTION Search Results

    C CODE FOR CONVOLUTION Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    TC4511BP Toshiba Electronic Devices & Storage Corporation CMOS Logic IC, BCD-to-7-Segment Decoder, DIP16 Visit Toshiba Electronic Devices & Storage Corporation
    TB9120AFTG Toshiba Electronic Devices & Storage Corporation Stepping motor driver for automobile / Driver for a 2-phase bipolar stepping motor / AEC-Q100 / P-VQFN28-0606-0.65 Visit Toshiba Electronic Devices & Storage Corporation
    TB9M003FG Toshiba Electronic Devices & Storage Corporation Pre-Driver For Automobile / 3-Phase Brushless Pre-Driver / Vbat(V)=-0.3~+40 / AEC-Q100 / P-HTQFP48-0707-0.50-001 Visit Toshiba Electronic Devices & Storage Corporation
    SF-SFP28LPB1W-3DB Amphenol Cables on Demand Amphenol SF-SFP28LPB1W-3DB SFP28 Loopback Adapter Module for SFP28 Port Compliance Testing - 3dB Attenuation & 1W Power Consumption Datasheet
    SF-SFPPLOOPBK-003.5 Amphenol Cables on Demand Amphenol SF-SFPPLOOPBK-003.5 SFP+ Loopback Adapter Module for SFP+ Port Compliance Testing - 3.5dB Copper/Optical Cable Emulation Datasheet

    C CODE FOR CONVOLUTION Datasheets Context Search

    Catalog Datasheet MFG & Type Document Tags PDF

    radix-2 dit fft flow chart

    Abstract: DSP56300 mac 226 40N160 40n220
    Text: Appendix C BENCHMARK PROGRAMS C-1 INTRODUCTION The following benchmarks illustrate the source code syntax and programming techniques for the DSP56300 Core. The assembly language source is organized into 6 columns as shown below. Label Opcode Operands X Bus Data Y Bus Data Comment


    Original     		DSP56300 50MHz 60MHz radix-2 dit fft flow chart mac 226 40N160 40n220 PDF

    Implementation of G.729 on TMS320C54x

    Abstract: TMS320C54x SPEECH PROCESSING FRCT CELP on TMS320C54x vocoder g.729 block diagram of of TMS320C54X code excited linear predictive DIAGRAM OF SPEECH COMPRESSION E1 PCM encoder 200H
    Text: Application Report SPRA656 - March 2000 Implementation of G.729 on the TMS320C54x Lim Hong Swee Texas Instruments Singapore Pte Ltd Marketing & Sales ABSTRACT The main objective of this project is to implement the ITU-U G.729 8-kbit/s Vocoder (Voice Coder). The ANSI C code is available from ITU but it is not suitable for implementation in real


    Original     		SPRA656 TMS320C54x TMS320C54x Implementation of G.729 on TMS320C54x TMS320C54x SPEECH PROCESSING FRCT CELP on TMS320C54x vocoder g.729 block diagram of of TMS320C54X code excited linear predictive DIAGRAM OF SPEECH COMPRESSION E1 PCM encoder 200H PDF

    RTL 8186

    Abstract: vhdl code for block interleaver turbo encoder circuit, VHDL code Turbo Code LogiCORE IP License Terms RTL 8190 32 bit adder vhdl code matlab code for half adder xilinx TURBO decoder XC4VLX60 8085 vhdl
    Text: IEEE 802.16e CTC Decoder Core DS137 v2.3 July 11, 2006 Product Specification Features • Performs iterative soft decoding of the IEEE 802.16e Convolutional Turbo Code (CTC) encoded data as described in Section 8.4 of the IEEE Std 802.16-2004 specification and the corrigendum IEEE


    Original     		DS137 16-2004/Cor1/D5 RTL 8186 vhdl code for block interleaver turbo encoder circuit, VHDL code Turbo Code LogiCORE IP License Terms RTL 8190 32 bit adder vhdl code matlab code for half adder xilinx TURBO decoder XC4VLX60 8085 vhdl PDF

    branch metric

    Abstract: Viterbi Decoder viterbi algorithm branch metric report trellis 5/6 decoder Viterbi Trellis Decoder texas DSP56300 DSP56600 IS-136 Convolutional decoder
    Text: Implementing Viterbi Decoders Using the VSL Instruction on DSP Families DSP56300 and DSP56600 by Dana Taipale This application report describes how to generate, from a set of convolutional code polynomials, the assembly code needed for implementation of a Viterbi decoder.


    Original     		DSP56300 DSP56600 APR40/D branch metric Viterbi Decoder viterbi algorithm branch metric report trellis 5/6 decoder Viterbi Trellis Decoder texas DSP56600 IS-136 Convolutional decoder PDF

    Convolutional Puncturing Pattern

    Abstract: Convolutional Encoder viterbi convolution ds248
    Text: Convolutional Encoder v3.0 DS248 v1.5 March 28, 2003 Product Specification Features Applications • This core can be used in a wide variety of convolutional encoding applications and is typically used to encode data for use with the Viterbi decoder. •


    Original     		DS248 Convolutional Puncturing Pattern Convolutional Encoder viterbi convolution ds248 PDF

    branch metric

    Abstract: Viterbi Decoder Viterbi Trellis Decoder Viterbi Trellis Decoder texas DSP56300 DSP56600 IS-136
    Text: Freescale Semiconductor, Inc. Freescale Semiconductor, Inc. Implementing Viterbi Decoders Using the VSL Instruction on DSP Families DSP56300 and DSP56600 by Dana Taipale This application report describes how to generate, from a set of convolutional code polynomials, the assembly code needed for


    Original     		DSP56300 DSP56600 APR40/D branch metric Viterbi Decoder Viterbi Trellis Decoder Viterbi Trellis Decoder texas DSP56600 IS-136 PDF

    GSM Viterbi

    Abstract: Viterbi Trellis Decoder texas Viterbi Q1401 SPRA071 encoder puncture qualcomm qualcomm convolutional decoder 2SDNG GSM qualcomm Stanford Telecom 2K27
    Text: Application Report SPRA071A - January 2002 Viterbi Decoding Techniques for the TMS320C54x DSP Generation Henry Hendrix Member, Group Technical Staff ABSTRACT In most wireless communications systems, convolutional coding is the preferred method of error-correction coding to overcome transmission distortions. This report outlines the theory


    Original     		SPRA071A TMS320C54x TMS320C54x GSM Viterbi Viterbi Trellis Decoder texas Viterbi Q1401 SPRA071 encoder puncture qualcomm qualcomm convolutional decoder 2SDNG GSM qualcomm Stanford Telecom 2K27 PDF

    GSM Viterbi

    Abstract: Viterbi Decoder Trellis branch metric Convolutional trellis 5/6 decoder viterbi Viterbi Trellis Decoder SC140 SP10
    Text: How to Implement a Viterbi Decoder on the StarCore SC140 Application Note Abstract The application note describes how to implement an efficient Viterbi decoder on the StarCore SC140. It begins with an overview of convolutional encoding and Viterbi decoding. The overview is followed by a description of the StarCore


    Original     		SC140 SC140. SC140 GSM Viterbi Viterbi Decoder Trellis branch metric Convolutional trellis 5/6 decoder viterbi Viterbi Trellis Decoder SP10 PDF

    branch metric

    Abstract: Convolutional Encoder details and application GSM Viterbi SC140 SP10 SP11 SP12 SP14
    Text: Freescale Semiconductor, Inc. How to Implement a Viterbi Decoder on the StarCore SC140 Freescale Semiconductor, nc. I Application Note Abstract The application note describes how to implement an efficient Viterbi decoder on the StarCore SC140. It begins with an overview of convolutional encoding and


    Original     		SC140 SC140. SC140 branch metric Convolutional Encoder details and application GSM Viterbi SP10 SP11 SP12 SP14 PDF

    about the decoder ic

    Abstract: ic 7495 shift registers SC140 SP10 SP11 SP12 SP14 Viterbi Trellis Decoder
    Text: Freescale Semiconductor, Inc. How to Implement a Viterbi Decoder on the StarCore SC140 Freescale Semiconductor, Inc. Application Note Abstract The application note describes how to implement an efficient Viterbi decoder on the StarCore SC140. It begins with an overview of convolutional encoding and


    Original     		SC140 SC140. SC140 about the decoder ic ic 7495 shift registers SP10 SP11 SP12 SP14 Viterbi Trellis Decoder PDF

    GSM Viterbi

    Abstract: 2K2B Viterbi Trellis Decoder texas TMS320C55X Viterbi SPRA776A Qualcomm application note Convolutional Convolutional Encoder qualcomm 1110
    Text: Application Report SPRA776A - April 2009 Viterbi Decoding Techniques for the TMS320C55x DSP Generation Henry Hendrix Member, Group Technical Staff ABSTRACT In most wireless communications systems, convolutional coding is the preferred method of error-correction coding to overcome transmission distortions. This report outlines the theory


    Original     		SPRA776A TMS320C55x TMS320C55x GSM Viterbi 2K2B Viterbi Trellis Decoder texas Viterbi Qualcomm application note Convolutional Convolutional Encoder qualcomm 1110 PDF

    B1137

    Abstract: 2n2 f250 branch metric viterbi algorithm Convolutional Encoder TMS320C6416 Transistor y2n TMS320C6000 TR45
    Text: Application Report SPRA750D - September 2003 Using TMS320C6416 Coprocessors: Viterbi Coprocessor VCP Jelena Nikolic-Popovic Digital Signal Processing Solutions ABSTRACT Viterbi Coprocessor (VCP) is a programmable peripheral for decoding of convolutional


    Original     		SPRA750D TMS320C6416 B1137 2n2 f250 branch metric viterbi algorithm Convolutional Encoder Transistor y2n TMS320C6000 TR45 PDF

    B1137

    Abstract: branch metric trellis 5/6 decoder TMS320C6000 TMS320C6416 TR45 SPRU533 convolutional
    Text: Application Report SPRA750 - June 2001 Using TMS320C6416 Coprocessors: Viterbi Coprocessor VCP Jelena Nikolic-Popovic Digital Signal Processing Solutions ABSTRACT Viterbi Coprocessor (VCP) is a programmable peripheral for decoding of convolutional codes, integrated into Texas Instruments’ TMS320C6416 DSP device. The VCP is controlled


    Original     		SPRA750 TMS320C6416 B1137 branch metric trellis 5/6 decoder TMS320C6000 TR45 SPRU533 convolutional PDF

    Convolutional Encoder

    Abstract: 171OCT Convolutional convolutional encoder interleaving BYP 303 ENCODER GMBH A112 AN2835 MRC6011 x8 encoder
    Text: Freescale Semiconductor Application Note AN2835 Rev. 0, 9/2004 Building a Convolutional Encoder Using RCF Technology by Wim Rouwet Convolutional encoding is a forward error correcting FEC process associated with a Viterbi decoder on the receive side. Adding redundancy to the input data before it is sent to the


    Original     		AN2835 Convolutional Encoder 171OCT Convolutional convolutional encoder interleaving BYP 303 ENCODER GMBH A112 AN2835 MRC6011 x8 encoder PDF

    scrambler v.35 algorithm

    Abstract: scrambler satellite v.35 scrambler v.35 diagram CNT-240 STEL-2070A bpsk modulator low frequency bpsk modulator ic CNT2423-0 CNT160 convolutional
    Text: STEL-2070A Data Sheet STEL-2070A Dual Constraint Length K=7,9 Convolutional Encoder Viterbi Decoder R FEATURES • Dual Constraint Length: 7 or 9 ■ Coding Gain: 5.2 dB (@ 10-5 BER, K = 7) ■ Rate 1/2 6.0 dB (@ 10-5 BER, K = 9) ■ Three Bit Soft Decision Inputs in Signed


    Original     		STEL-2070A scrambler v.35 algorithm scrambler satellite v.35 scrambler v.35 diagram CNT-240 STEL-2070A bpsk modulator low frequency bpsk modulator ic CNT2423-0 CNT160 convolutional PDF

    g3d0

    Abstract: PLCC 68 intel package dimensions "7 Bit Shift Register" data scrambler reference signal every symbols STEL-5268 2040a convolutional scrambler satellite v.35
    Text: STEL-2040A Data Sheet STEL-2040A Convolutional Encoder Viterbi Decoder R FEATURES • Constraint Length 7 ■ Coding Gain of 5.2 dB @ 10-5 BER, Rate 1/2 ■ Rates 1/3 , 1/2 , 2/3* and 3/4* (*Punctured) ■ Industry Standard Polynomials ■ Built in BER Monitor


    Original     		STEL-2040A 68-pin 70301A g3d0 PLCC 68 intel package dimensions "7 Bit Shift Register" data scrambler reference signal every symbols STEL-5268 2040a convolutional scrambler satellite v.35 PDF

    atmel 806

    Abstract: avr32-uc3 atmel 718 atmel 906 radix-4 DIT FFT C code atmel 532 radix-4 dit 64 point FFT radix-4 atmel h 952 AVR32
    Text: AVR32718: AT32UC3 Series Software Framework DSPLib 32-bit 1. Introduction This application note describes the DSP Library from the AVR32 Software Framework. It details the main functions prototype, algorithm and benchmark of the DSP library: FFT, convolution, FIR and partial IIR using GCC compiler.


    Original     		AVR32718: AT32UC3 32-bit AVR32® AVR32 2076A atmel 806 avr32-uc3 atmel 718 atmel 906 radix-4 DIT FFT C code atmel 532 radix-4 dit 64 point FFT radix-4 atmel h 952 PDF

    Implementation of convolutional encoder

    Abstract: DS525 turbo encoder design using xilinx DSP HARQ MULT18X18S
    Text: 802.16e CTC Encoder v2.1 DS525 April 2, 2007 Product Specification Features Applications • Drop-in module for Spartan -3, Spartan-3E, Spartan-3A/3AN/3A DSP, Virtex™-II, Virtex-II Pro, Virtex-4, and Virtex-5 FPGAs The Convolutional Turbo Code CTC encoder meets


    Original     		DS525 64-QAM Implementation of convolutional encoder turbo encoder design using xilinx DSP HARQ MULT18X18S PDF

    2040b

    Abstract: scrambler satellite v.35 STEL-2040B scrambler v.35 algorithm G3N1 STEL-5268 STEL-2040A
    Text: Network Communications Group - Cable Network Operation STEL-2040B Data Sheet STEL-2040B Convolutional Encoder Viterbi Decoder 1 STEL-2040B FEATURES n Constraint Length 7 n Coding Gain of 5.2 dB @ 10-5 BER, Rate 1/2 n Rates 1/3 , 1/2 , 2/3* and 3/4* (*Punctured)


    Original     		STEL-2040B 68-pin CHP3-105 2040b scrambler satellite v.35 STEL-2040B scrambler v.35 algorithm G3N1 STEL-5268 STEL-2040A PDF

    STEL-5269 512

    Abstract: AN 5269 qpsk transmitter STEL-5269 74HC74 decoder STEL-5268 convolutional convolutional encoder interleaving bpsk modulator STEL-5269+512
    Text: STEL-5269+512 Data Sheet STEL-5269+512 Convolutional Encoder Viterbi Decoder R FEATURES • CONSTRAINT LENGTH 7 ■ CODING RATES 1/2 AND 1/3 ■ THREE BIT SOFT-DECISION INPUTS IN ■ CODING GAIN OF 6.0 dB AT 10–5 BER, RATE 1/3 ■ INDUSTRY STANDARD POLYNOMIALS


    Original     		STEL-5269 STEL-5269 512 AN 5269 qpsk transmitter 74HC74 decoder STEL-5268 convolutional convolutional encoder interleaving bpsk modulator STEL-5269+512 PDF

    IESS-308 sCRAMBLER

    Abstract: BIT 31936 scrambler satellite v.35 Viterbi Trellis Decoder texas IESS309 IESS-309 33-/BIT 31936
    Text: VLSI Tech n o lo gy , in c . VP17018 RPFEC FORWARD ERROR CORRECTION CIRCUIT FEATURES • Optional selection of differential encoding/decoding insertion for operation at code rates up to 7/8 • Integrates a full-featured convo­ lutional encoder and a Viterbi


    OCR Scan     		VP17018 VP17018-256 VP17018-2500 IESS-308 sCRAMBLER BIT 31936 scrambler satellite v.35 Viterbi Trellis Decoder texas IESS309 IESS-309 33-/BIT 31936 PDF

    scrambler satellite v.35

    Abstract: IESS-308 sCRAMBLER BUS13r iess-309 standard BPSK demodulator bpsk modulation and demodulation scrambler v.35 diagram intelsat scrambler IESS309
    Text: PMC r PM7018 RPFEC ERROR CORRECTION CIRCUIT DATA SHEET FEATURES • Constraint length 7 convolutional encoder polynomials 133,171 • Vrterbi decoder with up to 3 bit soft decision inputs and an 80 stage trellis • Two versions for operation at the following information data rates:


    OCR Scan     		PM7018-256 PM7018-2500 861029R5 scrambler satellite v.35 IESS-308 sCRAMBLER BUS13r iess-309 standard BPSK demodulator bpsk modulation and demodulation scrambler v.35 diagram intelsat scrambler IESS309 PDF

    Viterbi Trellis Decoder

    Abstract: DSP6001 Scans-00135050 32QAM 32QAM modulation Viterbi Decoder XO 18 DSP56001 "vlsi technology" Convolutional Encoder
    Text: APR6/D Rev. 1 ^ Convolutional Encoding and Viterbi Decoding Using the DSP56001 with a V.32 Modem Trellis Example Motorola Digitai Signal Processors Convolutional Encoding and Viterbi Decoding Using the DSP56001 with a V.32 Modem Trellis Example by Dion Messer Funderburk


    OCR Scan     		DSP56001 COM-19, 1ATX25284â Viterbi Trellis Decoder DSP6001 Scans-00135050 32QAM 32QAM modulation Viterbi Decoder XO 18 "vlsi technology" Convolutional Encoder PDF

    Untitled

    Abstract: No abstract text available
    Text: S i GEC PLESS EY S E M I C O N D U C T O R S DS3590-3.2 MA1916 RADIATION HARD REED-SOLOMON & CONVOLUTION ENCODER The purpose of the MA1916 is to encode serial data to allow error correction when the data is transmitted over a noisy communication link. As the name suggests, the unit contains


    OCR Scan     		DS3590-3 MA1916 MA1916 Mil-Std-883 37bfl52B 1x10s 5x1010 37bflSS2 PDF