Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    CONVOLUTIONAL ENCODER Search Results

    CONVOLUTIONAL ENCODER Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    74HC4051FT Toshiba Electronic Devices & Storage Corporation CMOS Logic IC, SP8T(1:8)/Analog Multiplexer, TSSOP16B, -40 to 125 degC Visit Toshiba Electronic Devices & Storage Corporation
    TC4511BP Toshiba Electronic Devices & Storage Corporation CMOS Logic IC, BCD-to-7-Segment Decoder, DIP16 Visit Toshiba Electronic Devices & Storage Corporation
    74HC4051D Toshiba Electronic Devices & Storage Corporation CMOS Logic IC, SP8T(1:8)/Analog Multiplexer, SOIC16, -40 to 125 degC Visit Toshiba Electronic Devices & Storage Corporation
    54LS147J/B Rochester Electronics LLC 54LS147 - Priority Encoders Visit Rochester Electronics LLC Buy
    AM7992BPC Rochester Electronics LLC AM7992B - Manchester Encoder/Decoder, PDIP24 Visit Rochester Electronics LLC Buy

    CONVOLUTIONAL ENCODER Datasheets (1)

    Part ECAD Model Manufacturer Description Curated Datasheet Type PDF
    Convolutional Encoder Lattice Semiconductor Convolutional Encoder Data Sheet Original PDF

    CONVOLUTIONAL ENCODER Datasheets Context Search

    Catalog Datasheet Type Document Tags PDF

    Untitled

    Abstract: No abstract text available
    Text: ispLever CORE TM Convolutional Encoder User’s Guide October 2005 ipug03_03.0a October 10, 2005 9:48 a.m. Lattice Semiconductor Convolutional Encoder User’s Guide Introduction Lattice’s Convolutional Encoder core is a parameterizable core for convolutional encoding of a continuous input


    Original     		ipug03 thX1200B, FE680, PDF

    Convolutional Encoder

    Abstract: CORE i3 block diagram CORE i3 timing diagram Convolutional core i5 Convolutional Puncturing Pattern polynomials LFX1200B OR4E02 V711
    Text: Convolutional Encoder March 2003 IP Data Sheet Features General Description • Parameterizable continuous convolutional encoder The top-level representation of the convolutional encoder is shown in Figure 1. For detailed signal descriptions, see Table 1.


    Original     		PDF

    Convolutional Encoder

    Abstract: ispLEVER project Navigator Convolutional encoder verilog coding Convolutional Puncturing Pattern digital clock project Convolutional decoder polynomial Viterbi Decoder ispLEVER project Navigator route place
    Text: Convolutional Encoder User’s Guide April 2003 ipug03_02 Lattice Semiconductor Convolutional Encoder User’s Guide Introduction Lattice’s Convolutional Encoder core is a parameterizable core for convolutional encoding of a continuous input data stream. The core allows variable code rates, constraint lengths and generator polynomials. The core also supports puncturing. Puncturing enables a large range of transmission rates and reduces the bandwidth requirement


    Original     		ipug03 1-800-LATTICE Convolutional Encoder ispLEVER project Navigator Convolutional encoder verilog coding Convolutional Puncturing Pattern digital clock project Convolutional decoder polynomial Viterbi Decoder ispLEVER project Navigator route place PDF

    Convolutional Encoder

    Abstract: Convolutional CORE i3 block diagram Convolutional Puncturing Pattern LFEC20E-5F672C GP113
    Text: Block Convolutional Encoder September 2004 IP Data Sheet Features General Description • Compatible with the Following Standards: IEEE 802.16, IEEE 802.16a, IEEE 802.11a, 3GPP, 3GPP2 and DVB-S Lattice’s Block Convolutional Encoder IP core is a parameterizable core for convolutional encoding of a


    Original     		PDF

    80C31 instruction set

    Abstract: xc2s200 pq208 xilinx code for 8-bit serial adder dvb-RCS transmitter XC2S50 driver PIC Microcontroller GSM Modem POS-PHY ATM format dvb-RCS modulator uart 16450 128-bit key generation matlab code for image enc
    Text: XILINX IP SELECTION GUIDE Implementation Example Function Communication & Networking BUFE-based Multiplexer Slice 3G FEC Package 3GPP Compliant Turbo Convolutional Decoder 3GPP Compliant Turbo Convolutional Encoder 3GPP Turbo Decoder 8b/10b Decoder 8b/10b Encoder


    Original     		8b/10b DO-DI-ADPCM32) DO-DI-ADPCM64) CC-201) CC-200) CRC10 CC-130) CRC32 CC-131) 80C31 instruction set xc2s200 pq208 xilinx code for 8-bit serial adder dvb-RCS transmitter XC2S50 driver PIC Microcontroller GSM Modem POS-PHY ATM format dvb-RCS modulator uart 16450 128-bit key generation matlab code for image enc PDF

    Convolutional Puncturing Pattern

    Abstract: Convolutional Encoder viterbi convolution ds248
    Text: Convolutional Encoder v3.0 DS248 v1.5 March 28, 2003 Product Specification Features Applications • This core can be used in a wide variety of convolutional encoding applications and is typically used to encode data for use with the Viterbi decoder. •


    Original     		DS248 Convolutional Puncturing Pattern Convolutional Encoder viterbi convolution ds248 PDF

    Convolutional Encoder

    Abstract: iess-309 standard IESS-309 IESS309 Convolutional CS3411 encoder verilog coding Implementation of convolutional encoder IESS-308 code CS3311AA
    Text: CS3311 TM Convolutional Encoder Virtual Components for the Converging World The CS3311 Convolutional Encoder is a high performance implementation suitable for a range of Forward Error Correction applications. This highly integrated application specific core can be used in conjunction with other


    Original     		CS3311 CS3311 CS341uo-ku DS3311 Convolutional Encoder iess-309 standard IESS-309 IESS309 Convolutional CS3411 encoder verilog coding Implementation of convolutional encoder IESS-308 code CS3311AA PDF

    Viterbi Trellis Decoder

    Abstract: DSP6001 Scans-00135050 32QAM 32QAM modulation Viterbi Decoder XO 18 DSP56001 "vlsi technology" Convolutional Encoder
    Text: APR6/D Rev. 1 ^ Convolutional Encoding and Viterbi Decoding Using the DSP56001 with a V.32 Modem Trellis Example Motorola Digitai Signal Processors Convolutional Encoding and Viterbi Decoding Using the DSP56001 with a V.32 Modem Trellis Example by Dion Messer Funderburk


    OCR Scan     		DSP56001 COM-19, 1ATX25284â Viterbi Trellis Decoder DSP6001 Scans-00135050 32QAM 32QAM modulation Viterbi Decoder XO 18 "vlsi technology" Convolutional Encoder PDF

    Convolutional Encoder

    Abstract: 171OCT Convolutional convolutional encoder interleaving BYP 303 ENCODER GMBH A112 AN2835 MRC6011 x8 encoder
    Text: Freescale Semiconductor Application Note AN2835 Rev. 0, 9/2004 Building a Convolutional Encoder Using RCF Technology by Wim Rouwet Convolutional encoding is a forward error correcting FEC process associated with a Viterbi decoder on the receive side. Adding redundancy to the input data before it is sent to the


    Original     		AN2835 Convolutional Encoder 171OCT Convolutional convolutional encoder interleaving BYP 303 ENCODER GMBH A112 AN2835 MRC6011 x8 encoder PDF

    GP017

    Abstract: No abstract text available
    Text: Block Convolutional Encoder User’s Guide June 2010 IPUG31_03.5 Table of Contents Chapter 1. Introduction . 4 Quick Facts . 4


    Original     		IPUG31 LFSC/M3GA25E-7F900C D-2009 12L-1 GP017 PDF

    L64767MC

    Abstract: interleaver l6470 L64705 L64767 jtag sequence interleaver time convolutional interleaver lsi mpeg encoder 95L6
    Text: LSI LOGIC Introduction L64767 SMATV QAM Encoder Preliminary Datasheet LSI Logic’s L64767 is a highly integrated device comprising digital television CoreWare pro­ cessing elements for energy dispersal, Reed-Solomon encoding, convolutional interleaving,


    OCR Scan     		L64767 L64767 DTVB1190/DTVC37, 100-Pin 5304AGM L64767MC interleaver l6470 L64705 jtag sequence interleaver time convolutional interleaver lsi mpeg encoder 95L6 PDF

    viterbi convolution

    Abstract: 16-PSK 16psk Convolutional Encoder Convolutional DS3310 CS3310 CS3310AA CS3310TK 16psk block diagram
    Text: CS3310 TM Programmable Convolution Encoder Virtual Components for the Converging World The CS3310 Programmable Convolutional Encoder is a high performance implementation suitable for a range of Forward Error Correction applications. This highly integrated Application Specific Virtual Components ASVC


    Original     		CS3310 CS3310 DS3310 viterbi convolution 16-PSK 16psk Convolutional Encoder Convolutional CS3310AA CS3310TK 16psk block diagram PDF

    Untitled

    Abstract: No abstract text available
    Text: LSI LOGIC L64767 SMATV QAM Encoder Preliminary Datasheet Introduction LSI Logic’s L64767 is a highly integrated device comprising digital television CoreWare pro­ cessing elements for energy dispersal, Reed-Solomon encoding, convolutional interleaving,


    OCR Scan     		L64767 L64767 DTVB1190/DTVC37, 100-Pin 53Q4A0M PDF

    B1137

    Abstract: 2n2 f250 branch metric viterbi algorithm Convolutional Encoder TMS320C6416 Transistor y2n TMS320C6000 TR45
    Text: Application Report SPRA750D - September 2003 Using TMS320C6416 Coprocessors: Viterbi Coprocessor VCP Jelena Nikolic-Popovic Digital Signal Processing Solutions ABSTRACT Viterbi Coprocessor (VCP) is a programmable peripheral for decoding of convolutional


    Original     		SPRA750D TMS320C6416 B1137 2n2 f250 branch metric viterbi algorithm Convolutional Encoder Transistor y2n TMS320C6000 TR45 PDF

    16psk block diagram

    Abstract: Implementation of convolutional encoder differential encoder for psk viterbi convolution 16PSK Convolutional CS3310 convolution encoder uPI Semiconductor CS3310TK
    Text: CS3310 TM Programmable Convolution Encoder Virtual Components for the Converging World The CS3310 Programmable Convolutional Encoder is a high performance implementation suitable for a range of Forward Error Correction applications. This highly integrated Application Specific Virtual Components ASVC


    Original     		CS3310 CS3310 silicon256 DS3310-a 16psk block diagram Implementation of convolutional encoder differential encoder for psk viterbi convolution 16PSK Convolutional convolution encoder uPI Semiconductor CS3310TK PDF

    STEL-2030C

    Abstract: scrambler v.35 algorithm 74AC298 IESS-308 sCRAMBLER 74AC74 84-PIN STEL2030B qpsk encoder 16 bit scrambler satellite v.35 viterbi algorithm
    Text: STEL-2030C Data Sheet STEL-2030C 17 Mbps Convolutional Encoder Viterbi Decoder R FEATURES FUNCTIONAL DESCRIPTION n 17 Mbps MAX. OPERATING DATA RATE n CONSTRAINT LENGTH K = 7 G1 = 1718, G2 = 1338 n MULTIPLE DEVICES CAN BE MULTIPLEXED TO GIVE HIGHER DATA RATES


    Original     		STEL-2030C STEL-2030C scrambler v.35 algorithm 74AC298 IESS-308 sCRAMBLER 74AC74 84-PIN STEL2030B qpsk encoder 16 bit scrambler satellite v.35 viterbi algorithm PDF

    scrambler v.35 algorithm

    Abstract: scrambler satellite v.35
    Text: STEL-2070A Data Sheet STEL-2070A Dual Constraint Length K=7,9 Convolutional Encoder Viterbi Decoder R Powered by ICminer.com Electronic-Library Service CopyRight 2003 FEATURES • Dual Constraint Length: 7 or 9 ■ Coding Gain: 5.2 dB (@ 10-5 BER, K = 7)


    Original     		STEL-2070A scrambler v.35 algorithm scrambler satellite v.35 PDF

    2040b

    Abstract: scrambler satellite v.35 STEL-2040B scrambler v.35 algorithm G3N1 STEL-5268 STEL-2040A
    Text: Network Communications Group - Cable Network Operation STEL-2040B Data Sheet STEL-2040B Convolutional Encoder Viterbi Decoder 1 STEL-2040B FEATURES n Constraint Length 7 n Coding Gain of 5.2 dB @ 10-5 BER, Rate 1/2 n Rates 1/3 , 1/2 , 2/3* and 3/4* (*Punctured)


    Original     		STEL-2040B 68-pin CHP3-105 2040b scrambler satellite v.35 STEL-2040B scrambler v.35 algorithm G3N1 STEL-5268 STEL-2040A PDF

    scrambler satellite v.35

    Abstract: scrambler v.35 algorithm branch metric g1d1 sm2c convolutional G3N1 IESS-308 sCRAMBLER
    Text: STEL-2050A Data Sheet STEL-2050A Convolutional Encoder Viterbi Decoder R FEATURES • Constraint Length 7 ■ Coding Gain of 5.2 dB @ 10-5 BER, Rate 1/2 ■ Rates 1/3 , 1/2 , 2/3* and 3/4* (*Punctured) ■ Industry Standard Polynomials ■ Built in BER Monitor


    Original     		STEL-2050A 28-pin scrambler satellite v.35 scrambler v.35 algorithm branch metric g1d1 sm2c convolutional G3N1 IESS-308 sCRAMBLER PDF

    DS525

    Abstract: 202 ctc XC5VSX95T MULT18X18S
    Text: 802.16e CTC Encoder v3.0 DS525 April 24, 2009 Product Specification Features Applications • Drop-in module for Spartan -6, Spartan-3E, Spartan-3A/3AN/3A DSP, Spartan-3, Virtex®-6, Virtex-5 and Virtex-4 FPGAs The Convolutional Turbo Code CTC encoder meets


    Original     		DS525 64-QAM 202 ctc XC5VSX95T MULT18X18S PDF

    branch metric

    Abstract: Viterbi Decoder viterbi algorithm branch metric report trellis 5/6 decoder Viterbi Trellis Decoder texas DSP56300 DSP56600 IS-136 Convolutional decoder
    Text: Implementing Viterbi Decoders Using the VSL Instruction on DSP Families DSP56300 and DSP56600 by Dana Taipale This application report describes how to generate, from a set of convolutional code polynomials, the assembly code needed for implementation of a Viterbi decoder.


    Original     		DSP56300 DSP56600 APR40/D branch metric Viterbi Decoder viterbi algorithm branch metric report trellis 5/6 decoder Viterbi Trellis Decoder texas DSP56600 IS-136 Convolutional decoder PDF

    branch metric

    Abstract: Viterbi Decoder Viterbi Trellis Decoder Viterbi Trellis Decoder texas DSP56300 DSP56600 IS-136
    Text: Freescale Semiconductor, Inc. Freescale Semiconductor, Inc. Implementing Viterbi Decoders Using the VSL Instruction on DSP Families DSP56300 and DSP56600 by Dana Taipale This application report describes how to generate, from a set of convolutional code polynomials, the assembly code needed for


    Original     		DSP56300 DSP56600 APR40/D branch metric Viterbi Decoder Viterbi Trellis Decoder Viterbi Trellis Decoder texas DSP56600 IS-136 PDF

    DSP56001

    Abstract: No abstract text available
    Text: APR6appendix A Page 1 Friday, December 15, 1995 2:25 PM APPENDIX: A DSP56001 Encoding Program Listing ;This is a convolutional encoder for the V.32 which takes it's input from ;a file and and tests the output for all states as well as well as inputs. locate equ $ee


    Original     		DSP56001 PDF

    ETS-300-421

    Abstract: Convolutional convolutional interleaver 16QAM Reed-Solomon Decoder for DVB application smc96 6 PTCM 8PSK television internal parts block diagram SMC-960A
    Text: SMC-960A Integrated Digital Encoder/Pulse-Shaper General Description Featur es The SMC-960A is an integrated PSK/QAM encoder/pulse-shaper with forward error correction FEC that is fully compliant with the European Digital Video Broadcasting Standard, ETS-300-421. It supports variable symbol rates and all 5 convolutional code


    Original     		SMC-960A SMC-960A ETS-300-421. 16QAM 014-A0011 ETS-300-421 Convolutional convolutional interleaver 16QAM Reed-Solomon Decoder for DVB application smc96 6 PTCM 8PSK television internal parts block diagram PDF