Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    COSINE SCR Search Results

    COSINE SCR Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    P104 Coilcraft Inc Silicon Controlled Rectifier, Visit Coilcraft Inc
    FSASF214E2 Amphenol Communications Solutions Mini SAS, High Speed Input Output Connector, 1X2 CAGE ASSY 0 DEG NO SCR Visit Amphenol Communications Solutions
    CR08AS-12AET14#B10 Renesas Electronics Corporation 600V - 0.8A - Thyristor Low Power Use Visit Renesas Electronics Corporation
    BCR08AS-12AT14#B10 Renesas Electronics Corporation 600V - 0.8A - Triac Low Power Use Visit Renesas Electronics Corporation
    BCR5FM-12LB#BH0 Renesas Electronics Corporation 600V - 5A - Triac Medium Power Use Visit Renesas Electronics Corporation

    COSINE SCR Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    dct verilog code

    Abstract: No abstract text available
    Text: Ease of Integration & Performance High clock speed >250 MHz in 0.18um ASIC technologies DCT-FI Low gate count 2D Forward and Inverse Discrete Cosine Transform Megafunction The DCT-FI megafunction implements the combined 2D Forward/Inverse Cosine Transforms. Most of the image/video compression standards (JPEG, MPEGx, H.261, H.263,


    Original     		PDF 16x16 dct verilog code

    ADSP-2100

    Abstract: ADSP-2101 ADSP-2171 ADSP-21XX "Huffman coding" 513300
    Text: Discrete Cosine Transform 7.1 7 OVERVIEW The Discrete Cosine Transform, or DCT, transforms data into a format that can be easily compressed. The characteristics of the DCT make it ideally suited for image compression algorithms. These algorithms let you minimize the amount of data needed to recreate a digitized image.


    Original     		PDF

    dct verilog code

    Abstract: verilog code DCT 2d dct block verilog code for 8x8
    Text: Ease of Integration & Performance  High clock speed >250 MHz in 0.18um ASIC technologies DCT  Low gate count  Single clock cycle per sample 2-D Forward Discrete Cosine Transform Core operation  Low latency (87 cycles) Design Quality The DCT core implements the 2D Forward Cosine Transform. Most of the image/video


    Original     		PDF 16x16 dct verilog code verilog code DCT 2d dct block verilog code for 8x8

    IQ generator

    Abstract: AN1946 quadrature bridge APP1946 MAX4454
    Text: Maxim > App Notes > WIRELESS, RF, AND CABLE Keywords: i/q, in, phase, quadrature, sine, cosine, generator, op, amp, 90, rf, rfic Mar 25, 2003 APPLICATION NOTE 1946 A MAX4454-based IQ Generator Tests RF Quadrature Modulators Abstract: This app note describes a simple, low-cost, sine-cosine generator that can be used for testing


    Original     		PDF MAX4454-based MAX4454 65kHz -46dBc. com/an1946 MAX4454: AN1946, APP1946, Appnote1946, IQ generator AN1946 quadrature bridge APP1946 MAX4454

    IDCT design FPGA

    Abstract: dct verilog code
    Text: Ease of Integration & Performance  High clock speed >250 MHz in 0.18um ASIC technologies IDCT  Low gate count  Single clock cycle per sample 2-D Inverse Discrete Cosine Transform Core operation  Low latency (86 cycles) Design Quality The IDCT core implements the 2D Inverse Cosine Transform. Most of the image/video


    Original     		PDF 16x16 IDCT design FPGA dct verilog code

    AN1946

    Abstract: APP1946 MAX4454 OPAMP RF MODULATOR
    Text: Maxim > App Notes > Wireless and RF Keywords: i/q, in, phase, quadrature, sine, cosine, generator, op, amp, 90, rf, rfic Mar 25, 2003 APPLICATION NOTE 1946 A MAX4454-based I/Q generator tests RF quadrature modulators Abstract: This application note describes a simple, low-cost, sine-cosine generator that can be used for testing quadrature


    Original     		PDF MAX4454-based MAX4454 MAX4454 200MHz, com/an1946 AN1946, APP1946, Appnote1946, AN1946 APP1946 OPAMP RF MODULATOR

    dct verilog code

    Abstract: No abstract text available
    Text: Ease of Integration & Performance  High clock speed >250 MHz in 0.18um ASIC technologies DCT  Low gate count  Single clock cycle per sample 2-D Forward Discrete Cosine Transform Core operation  Low latency (87 cycles) Design Quality The DCT core implements the 2D Forward Cosine Transform. Most of the image/video


    Original     		PDF 16x16 dct verilog code

    dct verilog code

    Abstract: IDCT xilinx
    Text: Ease of Integration & Performance  High clock speed >250 MHz in 0.18um ASIC technologies IDCT  Low gate count  Single clock cycle per sample 2-D Inverse Discrete Cosine Transform Core operation  Low latency (86 cycles) Design Quality The IDCT core implements the 2D Inverse Cosine Transform. Most of the image/video


    Original     		PDF 16x16 dct verilog code IDCT xilinx

    TGA1230

    Abstract: signal generator tga1230 Thurlby wave2 30Mhz oscilloscope 40VA EN50081-1 EN50082-1 EN61010-1 IEEE488
    Text: CYAN MAGENTA YELLOW BLACK Technical Specifications Technical Specifications continued ARBITRARY WAVEFORM EDITING WAVEFORMS MODULATION MODES Standard Waveforms Triggered Burst Sine, square, triangle, DC, positive ramp, negative ramp, sin x /x, pulse, pulse train, cosine, haversine and havercosine.


    Original     		PDF Have40oC, -20oC IEEE-488 EN61010-1. EN50081-1 EN50082-1. 30MS/s, 12-bit, TGA1230 signal generator tga1230 Thurlby wave2 30Mhz oscilloscope 40VA EN50082-1 EN61010-1 IEEE488

    design of wireless data modem using fsk modulation

    Abstract: No abstract text available
    Text: MX919B COMMUNICATION SEMICONDUCTORS DATA BULLETIN 4-Level FSK Modem Data Pump PRELIMINARY INFORMATION Features Applications • 4-Level Root Raised Cosine FSK Modulation • Wireless Data Terminals • Half Duplex, 4800 to 19.2kbps • Two Way Paging Systems


    Original     		PDF MX919B MX919B design of wireless data modem using fsk modulation

    rAised cosine FILTER

    Abstract: RC filter 210E DECIMATION IN FREQUENCY DSP raised cosine HSP43124 HSP50110 HSP50210 c code iir filter design
    Text: TM Loading Custom Digital Filters Into the HSP50110/210EVAL Application Note January 1999 Introduction AN9676.1 Root-Raised Cosine Background Information The HSP50110/210EVAL was intended to showcase the demodulation capabilities of the HSP50110 Digital Quadrature


    Original     		PDF HSP50110/210EVAL AN9676 HSP50110/210EVAL HSP50110 HSP50210 10-bit 52MHz. rAised cosine FILTER RC filter 210E DECIMATION IN FREQUENCY DSP raised cosine HSP43124 c code iir filter design

    SFSH

    Abstract: MX919B MX919BDS MX919BDW MX919BLH MX919BP
    Text: MX919B COMMUNICATION SEMICONDUCTORS DATA BULLETIN 4-Level FSK Modem Data Pump PRELIMINARY INFORMATION Features Applications • 4-Level Root Raised Cosine FSK Modulation • Wireless Data Terminals • Half Duplex, 4800 to 19.2kbps • Two Way Paging Systems


    Original     		PDF MX919B 24-pin MX919BP SFSH MX919B MX919BDS MX919BDW MX919BLH MX919BP

    fsk modulator using 555

    Abstract: PLC modem plc modem using fsk X25 crc fsk modem MX 128 D MX919B MX919BDS MX919BDW MX919BLH
    Text: MX919B COMMUNICATION SEMICONDUCTORS DATA BULLETIN 4-Level FSK Modem Data Pump PRELIMINARY INFORMATION Features Applications • 4-Level Root Raised Cosine FSK Modulation • Wireless Data Terminals • Half Duplex, 4800 to 19.2kbps • Two Way Paging Systems


    Original     		PDF MX919B fsk modulator using 555 PLC modem plc modem using fsk X25 crc fsk modem MX 128 D MX919B MX919BDS MX919BDW MX919BLH

    Untitled

    Abstract: No abstract text available
    Text: MX919B COMMUNICATION SEMICONDUCTORS DATA BULLETIN 4-Level FSK Modem Data Pump PRELIMINARY INFORMATION Features Applications • 4-Level Root Raised Cosine FSK Modulation • Wireless Data Terminals • Half Duplex, 4800 to 19.2kbps • Two Way Paging Systems


    Original     		PDF MX919B

    VHDL code DCT

    Abstract: vhdl code for multiplexer 8 to 1 using 2 to 1 vhdl code for inverse matrix idct vhdl code verilog code for inverse matrix vhdl code for transpose memory vhdl code for matrix multiplication matrix multiplier Vhdl code verilog code for 16*16 multiplier matrix multiplication code in vhdl with testbench file
    Text: FIDCT Forward/Inverse Discrete Cosine Transform December 5, 2000 Product Specification AllianceCORE Facts Tilab Via G. Reiss Romoli, 274 10148 Torino, Italy Phone: +39 011 228 5659 Fax: +39 011 228 7140 E-mail: [email protected] URL: www.telecomitalialab.com


    Original     		PDF 16x16 VHDL code DCT vhdl code for multiplexer 8 to 1 using 2 to 1 vhdl code for inverse matrix idct vhdl code verilog code for inverse matrix vhdl code for transpose memory vhdl code for matrix multiplication matrix multiplier Vhdl code verilog code for 16*16 multiplier matrix multiplication code in vhdl with testbench file

    vhdl code for matrix multiplication

    Abstract: VHDL code DCT vhdl code for inverse matrix vhdl code for transpose memory vhdl coding for pipeline matrix multiplication code in vhdl with testbench file verilog code for 8x8 matrix multiplication matrix multiplier Vhdl code idct vhdl code verilog code for matrix multiplication
    Text: FIDCT Forward/Inverse Discrete Cosine Transform September 18, 2000 Product Specification AllianceCORE Facts CSELT S.p.A Via G. Reiss Romoli, 274 I-10148 Torino, Italy Phone: +39 011 228 5259 Fax: +39 011 228 5695 E-mail: [email protected] URL: www.cselt.it


    Original     		PDF I-10148 16x16 vhdl code for matrix multiplication VHDL code DCT vhdl code for inverse matrix vhdl code for transpose memory vhdl coding for pipeline matrix multiplication code in vhdl with testbench file verilog code for 8x8 matrix multiplication matrix multiplier Vhdl code idct vhdl code verilog code for matrix multiplication

    c2311

    Abstract: No abstract text available
    Text: TMC2311 TMC2311 CMOS Fast Cosine Transform Processor 12 Bits, 15 Million Pixels Per Second Description Features The TM C2311, a high-speed algorithm specific ♦ processor, computes the one or two dimensional forward discrete cosine transform DCT of an 8 or 8x8 point array


    OCR Scan     		PDF TMC2311 C2311, 12-bit C2311 TMC2311R1C TMC2311R1C1 TMC2311R1C2 2311R1C 2311R1C1

    Untitled

    Abstract: No abstract text available
    Text: TMC2311 TMC2311 CMOS Fast Cosine IVansform Processor 12 Bits, 15 Million Pixels Per Second Description Features The TM C2311, a high-speed algorithm specific ♦ Stand alone execution of 8-point forward or inverse ♦ cosine transform Continuous 8x8-point 2-D DCTs every 4.48 ¿is


    OCR Scan     		PDF TMC2311 C2311, 12-bit TMC2311R1C 2311R1C TMC2311R1C1 2311R1C1 TMC2311R1C2 2311R1C2

    Am29540

    Abstract: No abstract text available
    Text: Am29526 • Am29527 Am29528 • Am29529 High Speed Sine, Cosine Generators D ISTINC TIVE C H A R A C TE R IS TIC S FU N C T IO N A L DESCR IPTIO N • Provides values for sine/cosine functions in 7J-/2048 increm ents • Outputs are 16-bit tw o's com plem ent fractions


    OCR Scan     		PDF Am29526 Am29527 Am29528 Am29529 7J-/2048 16-bit tt/2048. 11-bit IL-STD-883, Am29540

    P241A

    Abstract: AM29526PC AM29526PC-B AM29527PC AM29528PC AM29529PC
    Text: Am29526 • Am29527 Am29528 • Am29529 H ig h Speed Sine, Cosine Generators D ISTINC TIVE C H A R A C TER ISTIC S FU N C TIO N A L DESCR IPTION • Provides values for sine/cosine functions in 77/2048 increm ents • O utputs are 16-bit tw o's com plem ent fractions


    OCR Scan     		PDF Am29526 Am29527 Am29528 Am29529 w/204S 16-bit Am29516/17 Am29510 P241A AM29526PC AM29526PC-B AM29527PC AM29528PC AM29529PC

    half adder ttl

    Abstract: column-major TMC2311 adder-subtractor design TMC2312 DIN11 TMC2220 TMC2250 TMC2272 "Huffman coding"
    Text: TMC2311 C M O S Fast Cosine Transform Processor 12 Bits, 15 Million Pixels Per Second The TMC2311, a high-speed algorithm specific processor, computes the one or tw o dimensional forward discrete cosine transform DCT of an 8 or 8x8 point array of contiguous 9-bit data or the inverse DCT of 12-bit data.


    OCR Scan     		PDF TMC2311 TMC2311, 12-bit TMC2311 2311R1C2 half adder ttl column-major adder-subtractor design TMC2312 DIN11 TMC2220 TMC2250 TMC2272 "Huffman coding"

    16 QAM receiver block diagram

    Abstract: amplifier equalizer mixer connection diagram receiver QAM schematic diagram digital clock and carrier recovery 32 QAM BER SER 32QAM modulation TDA8045H 64 QAM diagram 16 qam demodulator carrier recovery
    Text: Preliminary specification Philips Semiconductors QAM demodulator TDA8045 FEATURES • Different modulation schemes: 4, 16, 32 and 64-QAM • Digital demodulator and Square-Root Raised-Cosine Nyquist filter with roll-off of 20% • High performance adaptive equalizer no training


    OCR Scan     		PDF TDA8045 64-QAM 711002b 16 QAM receiver block diagram amplifier equalizer mixer connection diagram receiver QAM schematic diagram digital clock and carrier recovery 32 QAM BER SER 32QAM modulation TDA8045H 64 QAM diagram 16 qam demodulator carrier recovery

    B7AB

    Abstract: Optical Electronics "optical electronics"
    Text: OPTICAL ELECTRONICS INC ObE D | bTnaflb DODlfibA □ | 5090A DATA AND SPECIFICATIONS DESCRIPTION AND INSTRUCTIONS Optical Electronics Incorporated T-73-W POLAR-TO-CARTESIAN COORDINATE CONVERTER FEATURES • R sin 0, R cosine 0 • FREQUENCY RESPONSE: DC-300KHZ


    OCR Scan     		PDF T-73-V/ DC-300KHZ B7AB Optical Electronics "optical electronics"

    BER SER 32QAM modulation

    Abstract: TDA8045 32 QAM quadrant detector 9923E 64 QAM diagram carrier recovery philips ir demodulator qam demodulator QFP64
    Text: Philips Semiconductors Preliminary specification QAM demodulator TDA8045 FEATURES • Different modulation schemes: 4, 16, 32 and 64-QAM • Digital demodulator and Square-Root Raised-Cosine Nyquist filter with roll-off of 20% • High performance adaptive equalizer no training


    OCR Scan     		PDF TDA8045 64-QAM 711062b BER SER 32QAM modulation TDA8045 32 QAM quadrant detector 9923E 64 QAM diagram carrier recovery philips ir demodulator qam demodulator QFP64