3A97
Abstract: circuit diagram of event counter
Text: APPLICATION NOTE H8/300H SLP Series Duty Pulse Output Using AEC Event Counter PWM Output Function Introduction Duty pulses are output using the event counter PWM output function of the asynchronous event counter AEC . Target Device H8/38076R Contents 1. Specifications . 2
|
Original
|
H8/300H
H8/38076R
REJ06B0433-0100/Rev
3A97
circuit diagram of event counter
|
PDF
|
20-Stage
Abstract: HT82003 HT82013
Text: HT82003 20-Stage Ripple Carry Binary Counter Features • • • • • • • Operating voltage: 2.4V~5.0V 20 stage ripple binary counter Fully static operation Common reset Adjustable initial counter value 3-chip selection output pins • Standardized symmetrical output characteristics
|
Original
|
HT82003
20-Stage
HT82003
HT82013
|
PDF
|
TCS 2108
Abstract: SK 5137 HT82003 HT82013 5067 16 pin 20-Stage
Text: HT82003 20 Stage Ripple Carry Binary Counter Features • • • • • • • Operating voltage: 2.4V~5.0V A 20 stage ripple binary counter Fully static operation Common reset Initial counter value settable 3 chip selection output pins • Standardized symmetrical output characteristics
|
Original
|
HT82003
HT82003
TCS 2108
SK 5137
HT82013
5067 16 pin
20-Stage
|
PDF
|
d480
Abstract: GPS05119 Q67000-A-5000
Text: FM-IF with Counter Output, Field Strength Indicator, Noise Detector and MUTE Setting 1 Overview 1.1 Features • • • • • • • 7-stage limiter amplifier Coincidence demodulator Counter output with request input Field strength output Multipath identification circuit
|
Original
|
4320X
P-DSO-16-1
Q67000-A-5000
GPS05119
d480
GPS05119
Q67000-A-5000
|
PDF
|
SMD MARKING CODE M4
Abstract: marking code m3 SMD ic siemens 4320X
Text: SIEMENS FM-IF with Counter Output, Field Strength Indicator, Noise Detector and MUTE Setting 1 Overview 1.1 • • • • • • • TDA 4320X Features 7-stage limiter amplifier Coincidence demodulator Counter output with request input Field strength output
|
OCR Scan
|
4320X
Q67000-A-5000
P-DSO-16-1
UEP04343
UED08349
TDA4320X
SMD MARKING CODE M4
marking code m3 SMD ic siemens
4320X
|
PDF
|
TC5032P
Abstract: TC5032 6 digit counter
Text: TC5032P TC5032P C 2MOS DIGITAL INTEGRATED CIRCUIT SILICON MONOLITHIC 6-DIGIT DECADE COUNTER TC5032P is six digit decimal counter whose BCD output of each digit is dynamically output in sequence from the higher order digit on BCD OUTPUT in synchronism with SCAN input.
|
OCR Scan
|
TC5032P
TC5032P
10MHz
250kHz
TC5032
6 digit counter
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SIEMENS FM-IF with Counter Output, Field Strength Indicator, Noise Detector and MUTE Setting 1 Overview 1.1 • • • • • • • TDA 4320X Features 7-stage limiter amplifier Coincidence dem odulator Counter output with request input Field strength output
|
OCR Scan
|
4320X
Q67000-A-5000
P-DSO-16-1
fi23SbDS
35bD5
023SbD5
|
PDF
|
DM74ALS590
Abstract: C1995 DM54ALS590 DM54ALS590J DM74ALS590M J16A M16A N16A
Text: May 1987 DM54ALS590 DM74ALS590 8-Bit Binary Counter with Output Registers General Description These devices each contain an 8-bit binary counter that feeds an 8-bit storage register The storage register has parallel outputs Separate clocks are provided for both the binary counter and the storage register The binary counter
|
Original
|
DM54ALS590
DM74ALS590
DM74ALS590
C1995
DM54ALS590J
DM74ALS590M
J16A
M16A
N16A
|
PDF
|
pulse width measure counter delay clock
Abstract: 1N3064 1N916 74LS 74LS197 N74LS197D N74LS197N LS066
Text: 74LS197 Signetics Counter Presettable 4-Bit Binary Ripple Counter Product Specification Logic Products FEATURES • High speed 4-bit binary counting • Asynchronous parallel load lor presetting counter • Overriding Master Reset • Buffered Q0 output drives CP-i
|
OCR Scan
|
74LS197
74LS197
40MHz
N74LS197N
SO-14
N74LS197D
20/jA
1N916,
1N3064,
500ns
pulse width measure counter delay clock
1N3064
1N916
74LS
N74LS197D
N74LS197N
LS066
|
PDF
|
74AC
Abstract: MC74AC4020
Text: MC74AC4020 14ĆStage Binary Ripple Counter 14-STAGE BINARY RIPPLE COUNTER The MC74AC4020 consists of 14 master-slave flip-flops with 12 stages brought out to pins. The output of each flip-flop feeds the next and the frequency at each output is half that of the preceding one. The state of the counter
|
Original
|
MC74AC4020
14Stage
14-STAGE
MC74AC4020
MC74AC4020/D*
MC74AC4020/D
74AC
|
PDF
|
Untitled
Abstract: No abstract text available
Text: MM74C945, MM74C947 4-Digit Up/Down Counter/Latch/Decoder Driver General Description Features The MM74C945, MM74C947 are 4-digit counters for directly driving LCD displays. The MM74C945 contains a 4-decade up/down counter, output latches, counter/latch select mul
|
OCR Scan
|
MM74C945,
MM74C947
MM74C945
MM74CB47
MM74C947
TL/F/5098-15
|
PDF
|
54LS197
Abstract: No abstract text available
Text: 54LS197 Signetics Counter Presettable 4-Bit Binary Ripple Counter Product Specification Military Logic Products FEATURES • High speed 4-bit binary counting • Asynchronous parallel load for presetting counter • Overriding Master Reset • Buffered Qo output drives CP, input
|
OCR Scan
|
54LS197
54LS197
54LSXXX
500ns
S15ns
1N916
1N3064,
|
PDF
|
ech4
Abstract: ech7 "Overflow detection"
Text: APPLICATION NOTE H8/300H SLP Series AEC Interval Timer Operation Using the 16-Bit Mode Introduction The asynchronous event counter is used as an interval timer in the 16-bit mode to invert port output in fixed cycles. P40 pin output is inverted every overflow cycle 26.2144 ms of a 16-bit event counter combining event counter H
|
Original
|
H8/300H
16-Bit
H8/38076R
REJ06B0430-0100/Rev
ech4
ech7
"Overflow detection"
|
PDF
|
74AC
Abstract: MC74AC4040
Text: MC74AC4040 12ĆStage Binary Ripple Counter 12-STAGE BINARY RIPPLE COUNTER The MC74AC4040 consists of 12 master-slave flip-flops. The output of each flip-flop feeds the next and the frequency at each output is half that of the preceding one. The state of the counter advances on the negative-going edge of the Clock
|
Original
|
MC74AC4040
12Stage
12-STAGE
MC74AC4040
MC74AC4040/D*
MC74AC4040/D
74AC
|
PDF
|
|
seven segment display interfacing
Abstract: HCF4026B HCF4026BEY HCF4026BM1 HCF4026M013TR PO13H 7 segment common cathode counter decoder 8 segment 0130 seven segment display ten pin
Text: HCF4026B DECADE COUNTER/DIVIDER WITH DECODED 7-SEGMENT DISPLAY OUTPUT AND DISPLAY ENABLE • ■ ■ ■ ■ ■ ■ ■ ■ ■ COUNTER AND 7-SEGMENT DECODING IN ONE PACKAGE EASILY INTERFACED WITH 7-SEGMENT DISPLAY TYPES FULLY STATIC COUNTER OPERATION : DC
|
Original
|
HCF4026B
100nA
JESD13B
HCF4026B
seven segment display interfacing
HCF4026BEY
HCF4026BM1
HCF4026M013TR
PO13H
7 segment common cathode counter decoder
8 segment 0130
seven segment display ten pin
|
PDF
|
seven segment display interfacing
Abstract: seven segment 11 pin out circuit diagram us seven segment display ten pin 11 pin 7 segment LED DIVIDE-BY-60 HCF4026BE clock 7 segment 7 segment display pin out diagram Display Nixie HCF4026BEY
Text: HCF4026B DECADE COUNTER/DIVIDER WITH DECODED 7-SEGMENT DISPLAY OUTPUT AND DISPLAY ENABLE • ■ ■ ■ ■ ■ ■ ■ ■ ■ COUNTER AND 7-SEGMENT DECODING IN ONE PACKAGE EASILY INTERFACED WITH 7-SEGMENT DISPLAY TYPES FULLY STATIC COUNTER OPERATION : DC
|
Original
|
HCF4026B
100nA
JESD13B
HCF4026B
seven segment display interfacing
seven segment 11 pin out circuit diagram us
seven segment display ten pin
11 pin 7 segment LED
DIVIDE-BY-60
HCF4026BE
clock 7 segment
7 segment display pin out diagram
Display Nixie
HCF4026BEY
|
PDF
|
HCF4033BEY
Abstract: HCF4033BE 7-segment 6 digit clock circuit HCF4033B HCF4033BM1 HCF4033M013TR PO13H
Text: HCF4033B DECADE COUNTER/DIVIDER WITH DECODED 7-SEGMENT DISPLAY OUTPUT AND RIPPLE BLANKING • ■ ■ ■ ■ ■ ■ ■ ■ ■ COUNTER AND 7-SEGMENT DECODING IN ONE PACKAGE EASILY INTERFACED WITH 7-SEGMENT DISPLAY TYPES FULLY STATIC COUNTER OPERATION : DC
|
Original
|
HCF4033B
100nA
JESD13B
HCF4033BEY
HCF4033BM1t
HCF4033BEY
HCF4033BE
7-segment 6 digit clock circuit
HCF4033B
HCF4033BM1
HCF4033M013TR
PO13H
|
PDF
|
HCF4033
Abstract: HCF4033B HCF4033BEY HCF4033BM1 HCF4033M013TR PO13H nixie clock
Text: HCF4033B DECADE COUNTER/DIVIDER WITH DECODED 7-SEGMENT DISPLAY OUTPUT AND RIPPLE BLANKING • ■ ■ ■ ■ ■ ■ ■ ■ ■ COUNTER AND 7-SEGMENT DECODING IN ONE PACKAGE EASILY INTERFACED WITH 7-SEGMENT DISPLAY TYPES FULLY STATIC COUNTER OPERATION : DC
|
Original
|
HCF4033B
100nA
JESD13B
HCF4033B
HCF4033
HCF4033BEY
HCF4033BM1
HCF4033M013TR
PO13H
nixie clock
|
PDF
|
HCF4033BE
Abstract: HCF4033B HCF4033BEY HCF4033BM1 HCF4033M013TR PO13H
Text: HCF4033B DECADE COUNTER/DIVIDER WITH DECODED 7-SEGMENT DISPLAY OUTPUT AND RIPPLE BLANKING • ■ ■ ■ ■ ■ ■ ■ ■ ■ COUNTER AND 7-SEGMENT DECODING IN ONE PACKAGE EASILY INTERFACED WITH 7-SEGMENT DISPLAY TYPES FULLY STATIC COUNTER OPERATION : DC
|
Original
|
HCF4033B
100nA
JESD13B
HCF4033B
HCF4033BE
HCF4033BEY
HCF4033BM1
HCF4033M013TR
PO13H
|
PDF
|
mm74c946
Abstract: 4 digit counter circuit diagram max plus CMOS COUNTER 2 digit 7 segment display 2-Digit BCD Counter 10 digit lcd display 7 segment cc
Text: PRELIMINARY MM74C946 41/2-Digit Counter/Decoder/Driver for LCD Displays General Description Features The MM74C946 is a 4 '/z-cfigil CMOS counter which contains a counter chain, decoders, output latches, LCD segment drivers, count inhibit and backplane oscillator/driver circuit
|
OCR Scan
|
MM74C946
MM74C946
MM74CMB
4 digit counter circuit diagram max plus
CMOS COUNTER
2 digit 7 segment display
2-Digit BCD Counter
10 digit lcd display
7 segment cc
|
PDF
|
A63L0636
Abstract: A63L0636E
Text: A63L0636 1M X 36 Bit Synchronous High Speed SRAM with Preliminary Burst Counter and Pipelined Data Output Document Title 1M X 36 Bit Synchronous High Speed SRAM with Burst Counter and Pipelined Data Output Revision History Rev. No. 0.0 PRELIMINARY History
|
Original
|
A63L0636
100-pin
A63L0636E
A63L0636
|
PDF
|
A63P73361
Abstract: No abstract text available
Text: A63P73361 128K X 36 Bit Synchronous High Speed SRAM with Burst Counter and Flow-through Data Output Preliminary Document Title 128K X 36 Bit Synchronous High Speed SRAM with Burst Counter and Flowthrough Data Output Revision History Rev. No. 0.0 PRELIMINARY
|
Original
|
A63P73361
100-pin
A63P73361
|
PDF
|
A63L83361
Abstract: No abstract text available
Text: A63L83361 256K X 36 Bit Synchronous High Speed SRAM with Burst Counter and Flow-through Data Output Preliminary Document Title 256K X 36 Bit Synchronous High Speed SRAM with Burst Counter and Flowthrough Data Output Revision History Rev. No. 0.0 PRELIMINARY
|
Original
|
A63L83361
100-pin
A63L83361
|
PDF
|
Untitled
Abstract: No abstract text available
Text: A63L9336 Series 512K X 36 Bit Synchronous High Speed SRAM with Burst Counter and Pipelined Data Output Preliminary Document Title 512K X 36 Bit Synchronous High Speed SRAM with Burst Counter and Pipelined Data Output Revision History Rev. No. 0.0 PRELIMINARY
|
Original
|
A63L9336
100-pin
|
PDF
|