Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    CY2308SC Search Results

    SF Impression Pixel

    CY2308SC Price and Stock

    Infineon Technologies AG CY2308SC-3

    IC FANOUT BUFFER 16SOIC
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey CY2308SC-3 Tube
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    Buy Now

    Rochester Electronics LLC CY2308SC-3

    IC FANOUT BUFFER 16SOIC
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey CY2308SC-3 Tube 100
    • 1 -
    • 10 -
    • 100 $3.02
    • 1000 $3.02
    • 10000 $3.02
    Buy Now

    Rochester Electronics LLC CY2308SC-1

    IC FANOUT BUFFER 16SOIC
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey CY2308SC-1 Tube 171
    • 1 -
    • 10 -
    • 100 -
    • 1000 $1.76
    • 10000 $1.76
    Buy Now

    Infineon Technologies AG CY2308SC-1

    IC FANOUT BUFFER 16SOIC
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey CY2308SC-1 Tube
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    Buy Now

    Rochester Electronics LLC CY2308SC-4

    IC FANOUT BUFFER 16SOIC
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey CY2308SC-4 Tube 114
    • 1 -
    • 10 -
    • 100 -
    • 1000 $2.64
    • 10000 $2.64
    Buy Now

    CY2308SC Datasheets (25)

    Part ECAD Model Manufacturer Description Curated Datasheet Type PDF
    CY2308SC-1 Cypress Semiconductor Clock/Timing - Clock Generators, PLLs, Frequency Synthesizers, Integrated Circuits (ICs), IC CLK ZDB 8OUT 133MHZ 16SOIC Original PDF
    CY2308SC-1 Cypress Semiconductor 3.3V zero delay buffer Original PDF
    CY2308SC-1 Cypress Semiconductor 3.3V Zero Delay Buffer Original PDF
    CY2308SC-1 Cypress Semiconductor 3.3V Zero Delay Buffer Original PDF
    CY2308SC-1H Cypress Semiconductor Clock/Timing - Clock Generators, PLLs, Frequency Synthesizers, Integrated Circuits (ICs), IC CLK ZDB 8OUT 133MHZ 16SOIC Original PDF
    CY2308SC-1H Cypress Semiconductor 3.3V Zero Delay Buffer Original PDF
    CY2308SC-1H Cypress Semiconductor 3.3V zero delay buffer Original PDF
    CY2308SC-1H Cypress Semiconductor 3.3V Zero Delay Buffer Original PDF
    CY2308SC-1T Cypress Semiconductor PLL CLOCK DRIVER Original PDF
    CY2308SC-2 Cypress Semiconductor Clock/Timing - Clock Generators, PLLs, Frequency Synthesizers, Integrated Circuits (ICs), IC CLK ZDB 8OUT 133MHZ 16SOIC Original PDF
    CY2308SC-2 Cypress Semiconductor 3.3V Zero Delay Buffer Original PDF
    CY2308SC-2 Cypress Semiconductor 3.3V Zero Delay Buffer Original PDF
    CY2308SC-2 Cypress Semiconductor 3.3V zero delay buffer Original PDF
    CY2308SC-3 Cypress Semiconductor 3.3V Zero Delay Buffer Original PDF
    CY2308SC-3 Cypress Semiconductor 3.3V Zero Delay Buffer Original PDF
    CY2308SC-3 Cypress Semiconductor 3.3V Zero Delay Buffer Original PDF
    CY2308SC-3 Cypress Semiconductor 3.3V zero delay buffer Original PDF
    CY2308SC-4 Cypress Semiconductor 3.3V zero delay buffer Original PDF
    CY2308SC-4 Cypress Semiconductor 3.3V Zero Delay Buffer Original PDF
    CY2308SC-4 Cypress Semiconductor 3.3V Zero Delay Buffer Original PDF

    CY2308SC Datasheets Context Search

    Catalog Datasheet MFG & Type Document Tags PDF

    EME-6300

    Abstract: 84-1MISR4 CY2305SC CY2308
    Text: Cypress Semiconductor Qualification Report QTP# 96303 VERSION 1.0 May 1997 Zero Delay Buffer CY2308SC 3.3V Zero Delay Buffer 16 Pins, 150 mil SOIC CY2309SC Low Cost 3.3V Zero Delay Buffer (16 Pins, 150 mil SOIC) CY2305SC Low Cost 3.3V Zero Delay Buffer (8 pins, 150 mil SOIC)


    Original
    CY2308SC CY2309SC CY2305SC CY2308/09/05SC CY2308 CY2291SC EME-6300 84-1MISR4 CY2305SC CY2308 PDF

    CY2308SC-1H

    Abstract: CY2308 CY2308-1 CY2308-1H CY2308-2 CY2308-3 CY2308-4 23086 REF05
    Text: fax id: 3526 1CY 230 8 CY2308 3.3V Zero Delay Buffer Features • Zero input-output propagation delay, adjustable by capacitive load on FBK input • Multiple configurations, see “Available CY2308 Configurations” table • Multiple low skew outputs — Output-output skew less than 250 ps


    Original
    CY2308 CY2308 16-pin 150-mil CY2308SC-1H CY2308-1 CY2308-1H CY2308-2 CY2308-3 CY2308-4 23086 REF05 PDF

    transistor smd marking BA

    Abstract: NTT08HC NTH23HB NTHA6HC PLA004 st416hf-50 NTH03HB SOJ-20 NTHA3HB ST413HC
    Text: Pericom Semiconductor Corp. • 3545 North First St. • San Jose, CA 95134 • USA PRODUCT DISCONTINUANCE NOTIFICATION PDN PDN Number: 06-0201 Issue Date: February 17, 2006 Product(s) Affected: Please see the attached EOL product list Alternative Supply Sources: Also visit Pericom's website for other


    Original
    NTHA8HC3-52 0000-E NTHA8HC3-53 1250-E NTHA8HC3-54 NTHA8HC3-55 NTHA8HC3-60 transistor smd marking BA NTT08HC NTH23HB NTHA6HC PLA004 st416hf-50 NTH03HB SOJ-20 NTHA3HB ST413HC PDF

    CY2308E

    Abstract: CY2308SXI
    Text: CY2308 3.3 V Zero Delay Buffer Features The CY2308 has two banks of four outputs each that is controlled by the select inputs as shown in the table Select Input Decoding on page 3. If all output clocks are not required, Bank B is three-stated. The input clock is directly applied to the output for


    Original
    CY2308 CY2308 16-pin CY2308E CY2308SXI PDF

    CY23085

    Abstract: No abstract text available
    Text: CY2308 3.3V Zero Delay Buffer Features • Zero input-output propagation delay, adjustable by capacitive load on FBK input • Multiple configurations, see “Available CY2308 Configurations” table • Multiple low skew outputs — Output-output skew less than 200 ps


    Original
    CY2308 CY2308 10-MHz 133-MHz 16-pin 150-mil CY23085 PDF

    TP24-TP28

    Abstract: A19N CY1352 33pF50V CER-0805
    Text: 5 4 3 2 1 Mezzanine Connections pages 4-5 CT_C8_A CT_C8_B CT_FRAME_A CT_FRAME_B CT_D[31:0] CT_NETREF1 CT_NETREF2 CT_MC MC_CLOCK MC_RX MC_TX CT_C16_NEGATIVE CT_C16_POSITIVE CT_FR_COMP CT_C2 CT_C4 CT_SCLK CT_SCLKX2 General (pages 2-3) MTPLL_PRI MTPLL_SEC MTPLL_LOS1


    Original
    MT9044 TCLRMTPLLC43 EPF10K50E MT90503 TP24-TP28 A19N CY1352 33pF50V CER-0805 PDF

    CPU-A13

    Abstract: R32237 10uf,16v 10uf16v CTD12 CER-0805
    Text: 5 4 3 2 1 Mezzanine Connections TXA_CLK TXA_SOC TXA_PAR TXA_ENBTXA_CLAV TXA_DATA[7:0] General MTPLL_FS1 MTPLL_FS2 MTPLL_TCLRMTPLL_RSTMTPLL_RSEL MTPLL_LOS1 MTPLL_LOS2 MTPLL_MS1 MTPLL_MS2 MTPLL_PRI MTPLL_SEC D RXA_CLK RXB_CLK RXC_CLK TXA_CLK TXB_CLK TXC_CLK


    Original
    MT9044 MT9042 16OMT9044 32MHZ CPU-A13 R32237 10uf,16v 10uf16v CTD12 CER-0805 PDF

    Untitled

    Abstract: No abstract text available
    Text: CY2308 3.3 V Zero Delay Buffer 3.3 V Zero Delay Buffer Features The CY2308 has two banks of four outputs each that is controlled by the select inputs as shown in the table Select Input Decoding on page 3. If all output clocks are not required, Bank B is three-stated. The input clock is directly applied to the output for


    Original
    CY2308 CY2308 PDF

    CY2308SXC-1

    Abstract: CY2308SXI-1H CY2308 CY2308SI-XX CY2308SXI
    Text: 1CY2308 CY2308 3.3V Zero Delay Buffer Features • Zero input-output propagation delay, adjustable by capacitive load on FBK input • Multiple configurations, see “Available CY2308 Configurations” table • Multiple low-skew outputs — Output-output skew less than 200 ps


    Original
    1CY2308 CY2308 10-MHz 133-MHz 16-pin 150-mil 16-pin CY2308 CY2308SXC-1 CY2308SXI-1H CY2308SI-XX CY2308SXI PDF

    Untitled

    Abstract: No abstract text available
    Text: 8 CY2308 3.3V Zero Delay Buffer Features • Zero input-output propagation delay, adjustable by capacitive load on FBK input • Multiple configurations, see “Available CY2308 Configurations” table • Multiple low-skew outputs — Output-output skew less than 200 ps


    Original
    CY2308 10-MHz 133-MHz 16-pin 150-mil 16-pin CY2308 PDF

    Untitled

    Abstract: No abstract text available
    Text: 1CY2308 CY2308 3.3V Zero Delay Buffer Features • Zero input-output propagation delay, adjustable by capacitive load on FBK input • Multiple configurations, see “Available CY2308 Configurations” table • Multiple low-skew outputs — Output-output skew less than 200 ps


    Original
    1CY2308 CY2308 CY2308 10-MHz 133-MHz 16-pin 150-mil PDF

    1H08S

    Abstract: PI6C2405A-1HW ASM706CUA SOIC-6 microchip ADM809RAR ADM705AN MAX809SEUR T ASM5P2309-1H-16-S K7N163601B MAX810JEUR
    Text: Supervisors Cross Reference Guide Alliance Maxim/Dallas IMP ASM1232LP DS1232LPS-2 IMP1232LP ASM1232LPCMA DS1232LP IMP1232LPCMA ASM1232LPEMA DS1232LP IMP1232LPEMA ASM1232LPN DS1232LP IMP1232LPN Analog Devices Micrel Microchip MIC1232N TC1232CPA - - - - - -


    Original
    ASM1232LP DS1232LPS-2 IMP1232LP ASM1232LPCMA DS1232LP IMP1232LPCMA ASM1232LPEMA IMP1232LPEMA ASM1232LPN 1H08S PI6C2405A-1HW ASM706CUA SOIC-6 microchip ADM809RAR ADM705AN MAX809SEUR T ASM5P2309-1H-16-S K7N163601B MAX810JEUR PDF

    Untitled

    Abstract: No abstract text available
    Text:  CY2308 3.3 V Zero Delay Buffer Features The CY2308 has two banks of four outputs each that is controlled by the select inputs as shown in the table Select Input Decoding on page 3. If all output clocks are not required, Bank B is three-stated. The input clock is directly applied to the output for


    Original
    CY2308 CY2308 16-pin PDF

    CY2308SC-1T

    Abstract: CY2308SI-2T 164-05A06SL CY2308SC-2T CY2308SC-5HT CY2308SXC-2T CY2308 CY2308SXI CY2308SC-3T
    Text: CY2308 3.3V Zero Delay Buffer Features • Zero input-output propagation delay, adjustable by capacitive load on FBK input ■ Multiple configurations, see “Available CY2308 Configurations” on page 3 ■ Multiple low skew outputs ■ Two banks of four outputs, three-stateable by two select


    Original
    CY2308 CY2308 16-pin CY2308SC-1T CY2308SI-2T 164-05A06SL CY2308SC-2T CY2308SC-5HT CY2308SXC-2T CY2308SXI CY2308SC-3T PDF

    REF05

    Abstract: No abstract text available
    Text: 1CY2308 CY2308 3.3V Zero Delay Buffer Features • Zero input-output propagation delay, adjustable by capacitive load on FBK input • Multiple configurations, see “Available CY2308 Configurations” table • Multiple low-skew outputs — Output-output skew less than 200 ps


    Original
    1CY2308 CY2308 CY2308 10-MHz 133-MHz 16-pin 150-mil REF05 PDF

    CY2308

    Abstract: CY2308-1 CY2308-1H CY2308SI-XX REF05
    Text: 8 CY2308 3.3V Zero Delay Buffer Features • Zero input-output propagation delay, adjustable by capacitive load on FBK input • Multiple configurations, see “Available CY2308 Configurations” table • Multiple low-skew outputs — Output-output skew less than 200 ps


    Original
    CY2308 10-MHz 133-MHz 16-pin 150-mil 16-pin CY2308 CY2308-1 CY2308-1H CY2308SI-XX REF05 PDF

    CY2308

    Abstract: No abstract text available
    Text: CY2308 3.3V Zero Delay Buffer Features The CY2308 has two banks of four outputs each that is controlled by the Select inputs as shown in the table “Select Input Decoding” on page 2”. If all output clocks are not required, Bank B is three-stated. The input clock is directly


    Original
    CY2308 CY2308 PDF

    CY2304

    Abstract: CY2308
    Text: Cypress Semiconductor Product Qualification Report QTP# 98204 VERSION 2.0 October, 2000 Zero Delay Buffer, 3.3V L28 Technology, Fab 2 CY2305/CY2309 10-MHz to 100/133-MHZ CY2304/CY2308 10-MHz to 133-MHZ CYPRESS TECHNICAL CONTACT FOR QUALIFICATION DATA: Ed Russell


    Original
    CY2305/CY2309 10-MHz 100/133-MHZ CY2304/CY2308 133-MHZ CY2304 /CY2305 /CY2308 /CY2309* CY2308 PDF

    CY2308

    Abstract: CY2308SI-4
    Text: CY2308 3.3 V Zero Delay Buffer Features The CY2308 has two banks of four outputs each that is controlled by the select inputs as shown in the table Select Input Decoding on page 3. If all output clocks are not required, Bank B is three-stated. The input clock is directly applied to the output for


    Original
    CY2308 CY2308 CY2308SI-4 PDF

    Untitled

    Abstract: No abstract text available
    Text: CY2308 3.3V Zero Delay Buffer Features • Zero input-output propagation delay, adjustable by capacitive load on FBK input • Multiple configurations, see “Available CY2308 Configurations” table • Multiple low-skew outputs • Two banks of four outputs, three-stateable by two select


    Original
    CY2308 CY2308 10-MHz 133-MHz 66MHz) 16-pin 150-mil PDF

    Untitled

    Abstract: No abstract text available
    Text: CY2308 3.3 V Zero Delay Buffer 3.3 V Zero Delay Buffer Features The CY2308 has two banks of four outputs each that is controlled by the select inputs as shown in the table Select Input Decoding on page 3. If all output clocks are not required, Bank B is three-stated. The input clock is directly applied to the output for


    Original
    CY2308 CY2308 PDF

    CY2308-1

    Abstract: CY2308 CY2308-1H CY2308-2 CY2308-3 CY2308-4 REF05
    Text: CY2308 3.3V Zero Delay Buffer Features • Zero input-output propagation delay, adjustable by ca­ pacitive load on FBK input • Multiple configurations, see “Available CY2308 Config­ urations” table • Multiple low skew outputs — Output-output skew less than 250 ps


    OCR Scan
    CY2308 16-pin 150-mil CY2308-1 CY2308-1H CY2308-2 CY2308-3 CY2308-4 REF05 PDF

    CY2308-1H

    Abstract: CY2308 CY2308-1 CY2308-2 CY2308-3 CY2308-4 REF05
    Text: ¥ CYPRESS Features • Zero inp u t-o u tp u t p ro p a g a tio n delay, ad ju s ta b le by c a ­ p acitive load on F B K input • M u ltip le c o n fig u ra tio n s , s e e “A v ailab le C Y 2 30 8 C o n fig ­ u ra tio n s ” tab le • M u ltip le low -skew o u tp u ts


    OCR Scan
    CY2308 10-MHz 133-MHz 16-pin 150-mil CY2308-1H CY2308-1 CY2308-2 CY2308-3 CY2308-4 REF05 PDF

    Untitled

    Abstract: No abstract text available
    Text: V CYPRESS Features • Zero input-output propagation delay, adjustable by ca­ pacitive load on FBK input • Multiple configurations, see “Available CY2308 Config­ urations” table • Multiple low skew outputs — Output-output skew less than 200 ps


    OCR Scan
    CY2308 10-MHz 133-MHz 16-pin 150-mil 16-pin PDF