NT5SV8M16FS
Abstract: Nanya NT5SV8M16FS NT5SV8M16FS-75BI Nanya NT5SV8M16FS-75Bi NT5SV8M16FS-6KI NT5SV8M16FT NT5SV8M16FT-6KI nt5sv8m16fs-6k 54-PIN NT5SV8M16FT-6K
Text: NT5SV8M16FT-6KI NT5SV8M16FS-6KI NT5SV8M16FT-75BI NT5SV8M16FS-75BI 128Mb Synchronous DRAM • • • • • • • • • • • • Features • High Performance: Maximum Operating Speed CAS Latency PC166 6KI PC133 (75BI) 2 7.5 10 ns 3 6 7.5 ns •
|
Original
|
PDF
|
NT5SV8M16FT-6KI
NT5SV8M16FS-6KI
NT5SV8M16FT-75BI
NT5SV8M16FS-75BI
128Mb
PC166
PC133
NT5SV8M16FS
Nanya NT5SV8M16FS
NT5SV8M16FS-75BI
Nanya NT5SV8M16FS-75Bi
NT5SV8M16FS-6KI
NT5SV8M16FT
NT5SV8M16FT-6KI
nt5sv8m16fs-6k
54-PIN
NT5SV8M16FT-6K
|
NVR 1550
Abstract: ATO-4 MC13892C MC33xx MC13892D rechargeable coin battery MC13892J krt30 MC13892DJVL MC13892B
Text: Freescale Semiconductor Document Number: MC13892 Rev. 18.0, 10/2012 Power Management Integrated Circuit PMIC for i.MX35/51 13892 The MC13892 is a Power Management Integrated Circuit (PMIC) designed specifically for use with the Freescale i.MX35 and i.MX51
|
Original
|
PDF
|
MC13892
MX35/51
10-bit
NVR 1550
ATO-4
MC13892C
MC33xx
MC13892D
rechargeable coin battery
MC13892J
krt30
MC13892DJVL
MC13892B
|
DS61156D
Abstract: PIC32MX5XX DS61125 MIPS32 PIC32 PICC-18 PIC32MX Family Reference Manual DS61154 PIC32MX675F256H PIC32MX795F512L alarm clock
Text: PIC32MX5XX/6XX/7XX Family Data Sheet High-Performance, USB, CAN and Ethernet 32-bit Flash Microcontrollers 2010 Microchip Technology Inc. DS61156D Note the following details of the code protection feature on Microchip devices: • Microchip products meet the specification contained in their particular Microchip Data Sheet.
|
Original
|
PDF
|
PIC32MX5XX/6XX/7XX
32-bit
DS61156D
DS61156D-page
DS61156D
PIC32MX5XX
DS61125
MIPS32
PIC32
PICC-18
PIC32MX Family Reference Manual
DS61154
PIC32MX675F256H
PIC32MX795F512L alarm clock
|
GPR323A16A
Abstract: No abstract text available
Text: GPR323A16A 16M x 16 bit Synchronous DRAM SDRAM Dec. 5, 2008 Version 1.0 GENERALPLUS TECHNOLOGY INC. reserves the right to change this documentation without prior notice. TECHNOLOGY INC. is believed to be accurate and reliable. Information provided by GENERALPLUS
|
Original
|
PDF
|
GPR323A16A
GPR323A16A
|
Untitled
Abstract: No abstract text available
Text: TPS65910, TPS65910A, TPS65910A3, TPS659101, TPS659102, TPS659103 TPS659104, TPS659105, TPS659106, TPS659107, TPS659108, TPS659109 www.ti.com SWCS046S – MARCH 2010 – REVISED AUGUST 2013 Integrated Power Management Unit Top Specification Check for Samples: TPS65910, TPS65910A, TPS65910A3, TPS659101, TPS659102, TPS659103, TPS659104, TPS659105, TPS659106,
|
Original
|
PDF
|
TPS65910,
TPS65910A,
TPS65910A3,
TPS659101,
TPS659102,
TPS659103
TPS659104,
TPS659105,
TPS659106,
TPS659107,
|
dax6
Abstract: Mobile SDRAM
Text: V55C1256164MG 256Mbit MOBILE SDRAM 1.8 VOLT, TSOP II / FBGA PACKAGE 16M X 16 75 9 10 System Frequency fCK 133 MHz 111 MHz 100MHz Clock Cycle Time (tCK3) 7.5ns 9.0 ns 10 ns Clock Access Time (tAC3) CAS Latency = 3 6.0 ns 7.0 ns 8.0ns • Available in 54-ball FBGA (with 9x6 ball array
|
Original
|
PDF
|
V55C1256164MG
256Mbit
100MHz
dax6
Mobile SDRAM
|
Untitled
Abstract: No abstract text available
Text: 0316409C 4M x 412/10, 3.3V, SR. 0316169C 1M x 1612/8, 3.3V, SR. 0316809C 2M x 812/9, 3.3V, SR. 4Mx4, 2Mx8, 1Mx16 16Mbit Enhanced Synchronous DRAM Preliminary Features • High Performance: CAS latency = 2 fCK Clock Frequency tCK2 Clock Cycle tAC2 Clock Access Time
|
Original
|
PDF
|
0316409C
0316169C
0316809C
1Mx16
16Mbit
-12ns
545-DRAM;
|
Untitled
Abstract: No abstract text available
Text: 0316409C 4M x 412/10, 3.3V, SR. 0316169C 1M x 1612/8, 3.3V, SR. 0316809C 2M x 812/9, 3.3V, SR. 4Mx4, 2Mx8, 1Mx16 16Mbit Enhanced Synchronous DRAM Preliminary Data Sheet Overview Features • High Performance: CAS latency = 2 • Programmable Burst Length: 1,2,4,8,full-page
|
Original
|
PDF
|
0316409C
0316169C
0316809C
1Mx16
16Mbit
SM2402T-6
SM2403T-6
SM2404T-6
SM2402T-7
SM2403T-7
|
EM63A165TS-5G
Abstract: EM63A165TS-6G EM63A165TS-7G EM63A165TS cke 2009 EM63A165
Text: EtronTech EM63A165TS 16M x 16 bit Synchronous DRAM SDRAM Etron Confidential Features • • • • • • • • • • • • Fast access time from clock: 4.5/5.4/5.4 ns Fast clock rate: 200/166/143 MHz Fully synchronous operation Internal pipelined architecture
|
Original
|
PDF
|
EM63A165TS
16-bit
cycles/64ms
54-pin
EM63A165
EM63A165TS-5G
EM63A165TS-6G
EM63A165TS-7G
EM63A165TS
cke 2009
|
PIC32MX795F512L
Abstract: PIC32MX795F512L spi address PIC32MX675F256L transistor D313 DATA SHEET DS51764 PIC32MX795F512 DS61156 DS61113 PIC32MX5 PS5 1020
Text: PIC32MX5XX/6XX/7XX Family Data Sheet High-Performance, USB, CAN and Ethernet 32-Bit Flash Microcontrollers 2010 Microchip Technology Inc. Preliminary DS61156C Note the following details of the code protection feature on Microchip devices: • Microchip products meet the specification contained in their particular Microchip Data Sheet.
|
Original
|
PDF
|
PIC32MX5XX/6XX/7XX
32-Bit
DS61156C
DS61156C-page
PIC32MX795F512L
PIC32MX795F512L spi address
PIC32MX675F256L
transistor D313 DATA SHEET
DS51764
PIC32MX795F512
DS61156
DS61113
PIC32MX5
PS5 1020
|
V54C3128164VAT
Abstract: No abstract text available
Text: V54C3128164VAT HIGH PERFORMANCE 143/133/125MHz 3.3 VOLT 8M X 16 SYNCHRONOUS DRAM 4 BANKS X 2Mbit X 16 MOSEL VITELIC PRELIMINARY 7PC 7 8PC System Frequency fCK 143 MHz 143 MHz 125 MHz Clock Cycle Time (tCK3) 7 ns 7 ns 8 ns Clock Access Time (tAC3) CAS Latency = 3
|
Original
|
PDF
|
V54C3128164VAT
143/133/125MHz
V54C3128164VAT
|
Untitled
Abstract: No abstract text available
Text: V54C365 16/80/40 4VE 64Mbit SDRAM 3.3 VOLT, TSOP II / FBGA 4M X 16, 8M X 8, 16M X 4 6 7PC 7 8PC System Frequency (fCK) 166 MHz 143 MHz 143 MHz 125 MHz Clock Cycle Time (tCK3) 6 ns 7 ns 7 ns 8 ns Clock Access Time (tAC3) CAS Latency = 3 5.4 ns 5.4 ns 5.4 ns
|
Original
|
PDF
|
V54C365
64Mbit
|
V54C3128
Abstract: No abstract text available
Text: V54C3128 16/80/40 4VB 128Mbit SDRAM 3.3 VOLT, TSOP II / FBGA 8M X 16, 16M X 8, 32M X 4 6 7PC 7 8PC System Frequency (fCK) 166 MHz 143 MHz 143 MHz 125 MHz Clock Cycle Time (tCK3) 6 ns 7 ns 7 ns 8 ns Clock Access Time (tAC3) CAS Latency = 3 5.4 ns 5.4 ns 5.4 ns
|
Original
|
PDF
|
V54C3128
128Mbit
|
Untitled
Abstract: No abstract text available
Text: V54C365 16/80/40 4VE 64Mbit SDRAM 3.3 VOLT, TSOP II / FBGA 4M X 16, 8M X 8, 16M X 4 6 7PC 7 8PC System Frequency (fCK) 166 MHz 143 MHz 143 MHz 125 MHz Clock Cycle Time (tCK3) 6 ns 7 ns 7 ns 8 ns Clock Access Time (tAC3) CAS Latency = 3 5.4 ns 5.4 ns 5.4 ns
|
Original
|
PDF
|
V54C365
64Mbit
|
|
Untitled
Abstract: No abstract text available
Text: V54C3256 16/80/40 4VD 256Mbit SDRAM 3.3 VOLT, TSOP II / FBGA PACKAGE 16M X 16, 32M X 8, 64M X 4 6 7PC 7 8PC System Frequency (fCK) 166 MHz 143 MHz 143 MHz 125 MHz Clock Cycle Time (tCK3) 6 ns 7 ns 7 ns 8 ns Clock Access Time (tAC3) CAS Latency = 3 5.4 ns 5.4 ns
|
Original
|
PDF
|
V54C3256
256Mbit
x16Mbit
|
Untitled
Abstract: No abstract text available
Text: V54C3256 16/80/40 4VH 256Mbit SDRAM 3.3 VOLT, TSOP II / FBGA PACKAGE 16M X 16, 32M X 8, 64M X 4 6 7PC 7 System Frequency (fCK) 166 MHz 143 MHz 143 MHz Clock Cycle Time (tCK3) 6 ns 7 ns 7 ns Clock Access Time (tAC3) CAS Latency = 3 5.4 ns 5.4 ns 5.4 ns Clock Access Time (tAC2) CAS Latency = 2
|
Original
|
PDF
|
V54C3256
256Mbit
16Mbit
|
V54C3128
Abstract: No abstract text available
Text: V54C3128 16/80/40 4VB 128Mbit SDRAM 3.3 VOLT, TSOP II / FBGA 8M X 16, 16M X 8, 32M X 4 6 7PC 7 8PC System Frequency (fCK) 166 MHz 143 MHz 143 MHz 125 MHz Clock Cycle Time (tCK3) 6 ns 7 ns 7 ns 8 ns Clock Access Time (tAC3) CAS Latency = 3 5.4 ns 5.4 ns 5.4 ns
|
Original
|
PDF
|
V54C3128
128Mbit
|
V54C3128
Abstract: No abstract text available
Text: V54C3128 16/80/40 4VC 128Mbit SDRAM 3.3 VOLT, TSOP II / BGA PACKAGE 8M X 16, 16M X 8, 32M X 4 5 6 7PC 7 10 System Frequency (fCK) 200 MHz 166 MHz 143 MHz 143 MHz 100 MHz Clock Cycle Time (tCK3) 5 ns 6 ns 7 ns 7 ns 10 ns Clock Access Time (tAC3) CAS Latency = 3
|
Original
|
PDF
|
V54C3128
128Mbit
|
Untitled
Abstract: No abstract text available
Text: V54C365 16/80/40 4VE 64Mbit SDRAM 3.3 VOLT, TSOP II / FBGA 4M X 16, 8M X 8, 16M X 4 6 7PC 7 8PC System Frequency (fCK) 166 MHz 143 MHz 143 MHz 125 MHz Clock Cycle Time (tCK3) 6 ns 7 ns 7 ns 8 ns Clock Access Time (tAC3) CAS Latency = 3 5.4 ns 5.4 ns 5.4 ns
|
Original
|
PDF
|
V54C365
64Mbit
|
P-TSOPII-54
Abstract: caz smd PC133 registered reference design
Text: HYB 39S64400/800/160ET L 64-MBit Synchronous DRAM 64-MBit Synchronous DRAM Preliminary Datasheet • Automatic and Controlled Precharge Command • High Performance: -7 -7.5 -8 Units fCKMAX 143 133 125 MHz tCK3 7 7.5 8 ns tAC3 5.4 5.4 6 ns tCK2 7.5 10 10
|
Original
|
PDF
|
39S64400/800/160ET
64-MBit
P-TSOPII-54
caz smd
PC133 registered reference design
|
54BALL
Abstract: V54C3128
Text: V54C3128 16/80/40 4VB 128Mbit SDRAM 3.3 VOLT, TSOP II / FBGA 8M X 16, 16M X 8, 32M X 4 6 7PC 7 8PC System Frequency (fCK) 166 MHz 143 MHz 143 MHz 125 MHz Clock Cycle Time (tCK3) 6 ns 7 ns 7 ns 8 ns Clock Access Time (tAC3) CAS Latency = 3 5.4 ns 5.4 ns 5.4 ns
|
Original
|
PDF
|
V54C3128
128Mbit
54BALL
|
SMD MARKING T20
Abstract: smd marking T22 MARKING A3 SMD MARKING CODE a09
Text: HYB 39S64400/800CT L 64-MBit Synchronous DRAM 64-MBit Synchronous DRAM • High Performance: • Full page (optional) for sequential wrap around • Multiple Burst Read with Single Write Operation -7.5 -8 Units fCKMAX 133 125 MHz tCK3 7.5 8 ns • Automatic and Controlled Precharge
|
Original
|
PDF
|
39S64400/800CT
64-MBit
SPT03933
SMD MARKING T20
smd marking T22
MARKING A3
SMD MARKING CODE a09
|
NT56V6610C0T-8A
Abstract: nanya part guide 56 NT56V6610C0T-8B NT56V6610C0T-75B NT56V6610C0T NT56V6610C0T-75 NT56V6620C0T NT56V6620C0T-8A
Text: NT56V6610C0T NT56V6620C0T 64Mb : x8 x16 PC133 / PC100 Synchronous DRAM NT56V6610C0T 8Mx8 NT56V6620C0T (4Mx16) 64Mb Synchronous DRAM Data Sheet REV 1.1 June, 2000 1 NANYA TECHNOLOGY CORP. NANYA TECHNOLOGY CORP. reserves the right to change Products and Specifications without notice.
|
Original
|
PDF
|
NT56V6610C0T
NT56V6620C0T
PC133
PC100
4Mx16)
NT56V6610C0T-8A
nanya part guide 56
NT56V6610C0T-8B
NT56V6610C0T-75B
NT56V6610C0T
NT56V6610C0T-75
NT56V6620C0T
NT56V6620C0T-8A
|
P-TSOPII-54
Abstract: PC133 registered reference design
Text: HYB 39S128400/800/160CT L 128-MBit Synchronous DRAM 128-MBit Synchronous DRAM • High Performance: • Multiple Burst Read with Single Write Operation -7 -7.5 -8 Units fCK 143 133 125 MHz • Automatic and Controlled Precharge Command tCK3 7 7.5 8 ns • Data Mask for Read/Write Control (x4, x8)
|
Original
|
PDF
|
39S128400/800/160CT
128-MBit
P-TSOPII-54
PC133 registered reference design
|