phase detector in RTL
Abstract: ADPLL phase detector CH-2555 ADPLL with low jitter
Text: iniADPLL All Digital Phase Locked Loop Features • • • • • • • • • General Description The iniADPLL is an all digital implementation of a phase locked loop. PLLs are widely used in telecom applications for clock recovery, clock generation and clock supervision. The all digital solution needs no external
|
Original
|
|
PDF
|
gennum
Abstract: GS9035A gennum clock data recovery
Text: GENLINX II GS9035A Serial Digital Reclocker INFORMATION NOTE The new GENLINX™ II GS9035A Serial Digital Reclocker is a high performance, serial digital reclocker offering clock and data recovery for all high-speed serial digital interface applications. It can operate in either automatic or manual modes
|
Original
|
GS9035A
GS9035A
540Mb/s)
28-pin
GS9035.
GS9035
gennum
gennum clock data recovery
|
PDF
|
GS9025ACQME3
Abstract: GS9025 GS9025A GS9025ACQM GS9025ACTM GS9028 292D
Text: GENLINX II GS9025A Serial Digital Receiver DATA SHEET DESCRIPTION • SMPTE 259M compliant The GS9025A provides automatic cable equalization and high performance clock and data recovery for serial digital signals. The GS9025A receives either single-ended or
|
Original
|
GS9025A
GS9025A
800mV)
200MHz
270Mb/s.
540Mb/s
270Mb/s)
GS9025ACQME3
GS9025
GS9025ACQM
GS9025ACTM
GS9028
292D
|
PDF
|
Untitled
Abstract: No abstract text available
Text: GENLINX II GS9025A Serial Digital Receiver DATA SHEET DESCRIPTION • SMPTE 259M compliant The GS9025A provides automatic cable equalization and high performance clock and data recovery for serial digital signals. The GS9025A receives either single-ended or
|
Original
|
GS9025A
GS9025A
800mV)
200MHz
270Mb/s.
540Mb/s
270Mb/s)
|
PDF
|
Untitled
Abstract: No abstract text available
Text: STA120 DIGITAL AUDIO INTERFACE RECEIVER PRODUCT PREVIEW MONOLITHIC CMOS RECEIVER 3.3V SUPPLY VOLTAGE LOW-JITTER, ON-CHIP CLOCK RECOVERY 256xFs OUTPUT CLOCK PROVIDED SUPPORTS: AES/EBU, IEC 958, S/PDIF, & EIAJ CP-340/1201 PROFESSIONAL AND CONSUMER FORMATS
|
Original
|
STA120
256xFs
CP-340/1201
STA120
CP340/1201
|
PDF
|
OEM44
Abstract: No abstract text available
Text: GENLINX II GS9025 Serial Digital Receiver PRELIMINARY DATA SHEET DESCRIPTION • SMPTE 259M compliant The GS9025 provides automatic cable equalization and high performance clock and data recovery for serial digital signals. The GS9025 receives either single-ended or
|
Original
|
GS9025
540Mb/s
270Mb/s)
C-101,
OEM44
|
PDF
|
gennum clock data recovery
Abstract: GS9025 GS9025A GS9025ACQM GS9025ACTM GS9028 SMPTE259M ECL 300
Text: GENLINX II GS9025A Serial Digital Receiver PRELIMINARY DATA SHEET DESCRIPTION • SMPTE 259M compliant The GS9025A provides automatic cable equalization and high performance clock and data recovery for serial digital signals. The GS9025A receives either single-ended or
|
Original
|
GS9025A
GS9025A
800mV)
200MHz
270Mb/s.
540Mb/s
270Mb/s)
C-101,
gennum clock data recovery
GS9025
GS9025ACQM
GS9025ACTM
GS9028
SMPTE259M
ECL 300
|
PDF
|
GS9025
Abstract: GS9025A GS9025ACQM GS9025ACTM GS9028
Text: * 1/,1; , GS9025A Serial Digital Receiver DATA SHEET DESCRIPTION • SMPTE 259M compliant The GS9025A provides automatic cable equalization and high performance clock and data recovery for serial digital signals. The GS9025A receives either single-ended or
|
Original
|
GS9025A
GS9025A
800mV)
200MHz
270Mb/s.
540Mb/s
270Mb/s)
C-101,
GS9025
GS9025ACQM
GS9025ACTM
GS9028
|
PDF
|
Untitled
Abstract: No abstract text available
Text: GENLINX II GS9025 Serial Digital Receiver PRELIMINARY DATA SHEET DESCRIPTION • SMPTE 259M compliant The GS9025 provides automatic cable equalization and high performance clock and data recovery for serial digital signals. The GS9025 receives either single-ended or
|
Original
|
GS9025
540Mb/s
270Mb/s)
30Mb/s
622Mb/s
C-101,
|
PDF
|
GS9025
Abstract: GS9025A GS9025ACQM GS9025ACTM GS9028
Text: * 1/,1; , GS9025A Serial Digital Receiver DATA SHEET DESCRIPTION • SMPTE 259M compliant The GS9025A provides automatic cable equalization and high performance clock and data recovery for serial digital signals. The GS9025A receives either single-ended or
|
Original
|
GS9025A
GS9025A
800mV)
200MHz
270Mb/s.
540Mb/s
270Mb/s)
C-101,
GS9025
GS9025ACQM
GS9025ACTM
GS9028
|
PDF
|
GS9024
Abstract: GS9025 GS9025-CQM GS9025-CTM GS9028 SMPTE259M
Text: GENLINX II GS9025 Serial Digital Receiver PRELIMINARY DATA SHEET DESCRIPTION • SMPTE 259M compliant The GS9025 provides automatic cable equalization and high performance clock and data recovery for serial digital signals. The GS9025 receives either single-ended or
|
Original
|
GS9025
GS9025
800mV)
200MHz
270Mb/s.
540Mb/s
270Mb/s)
C-101,
GS9024
GS9025-CQM
GS9025-CTM
GS9028
SMPTE259M
|
PDF
|
GS9025
Abstract: GS9025A GS9025ACQM GS9025ACTM GS9028 OL-500
Text: * 1/,1; , GS9025A Serial Digital Receiver DATA SHEET DESCRIPTION • SMPTE 259M compliant The GS9025A provides automatic cable equalization and high performance clock and data recovery for serial digital signals. The GS9025A receives either single-ended or
|
Original
|
GS9025A
GS9025A
800mV)
200MHz
270Mb/s.
540Mb/s
270Mb/s)
GS9025
GS9025ACQM
GS9025ACTM
GS9028
OL-500
|
PDF
|
Untitled
Abstract: No abstract text available
Text: STA120 DIGITAL AUDIO INTERFACE RECEIVER MONOLITHIC CMOS RECEIVER 3.3V SUPPLY VOLTAGE LOW-JITTER, ON-CHIP CLOCK RECOVERY 256xFs OUTPUT CLOCK PROVIDED SUPPORTS: AES/EBU, IEC 958, S/PDIF, & EIAJ CP-340/1201 PROFESSIONAL AND CONSUMER FORMATS EXTENSIVE ERROR REPORTING REPEAT
|
Original
|
STA120
256xFs
CP-340/1201
STA120
CP340/1201
STA120D
|
PDF
|
256XFS
Abstract: F-1227 digital code lock schematic diagram
Text: STA120 DIGITAL AUDIO INTERFACE RECEIVER MONOLITHIC CMOS RECEIVER 3.3V SUPPLY VOLTAGE LOW-JITTER, ON-CHIP CLOCK RECOVERY 256xFs OUTPUT CLOCK PROVIDED SUPPORTS: AES/EBU, IEC 958, S/PDIF, & EIAJ CP-340/1201 PROFESSIONAL AND CONSUMER FORMATS EXTENSIVE ERROR REPORTING REPEAT
|
Original
|
STA120
256xFs
CP-340/1201
STA120D
STA120
CP340/1201
F-1227
digital code lock schematic diagram
|
PDF
|
|
IEC268-11
Abstract: STA120D13TR
Text: STA120 DIGITAL AUDIO INTERFACE RECEIVER • ■ ■ ■ ■ MONOLITHIC CMOS RECEIVER 3.3V SUPPLY VOLTAGE LOW-JITTER, ON-CHIP CLOCK RECOVERY 256xFs OUTPUT CLOCK PROVIDED SUPPORTS: AES/EBU, IEC 958, S/PDIF, & EIAJ CP-340/1201 PROFESSIONAL AND CONSUMER FORMATS
|
Original
|
STA120
256xFs
CP-340/1201
STA120D
STA120
STA120D13TR
IEC268-11
|
PDF
|
Untitled
Abstract: No abstract text available
Text: STA120 DIGITAL AUDIO INTERFACE RECEIVER MONOLITHIC CMOS RECEIVER 3.3V SUPPLY VOLTAGE LOW-JITTER, ON-CHIP CLOCK RECOVERY 256xFs OUTPUT CLOCK PROVIDED SUPPORTS: AES/EBU, IEC 958, S/PDIF, & EIAJ CP-340/1201 PROFESSIONAL AND CONSUMER FORMATS EXTENSIVE ERROR REPORTING REPEAT
|
Original
|
STA120
256xFs
CP-340/1201
STA120
CP340/1201
STA120D
|
PDF
|
Untitled
Abstract: No abstract text available
Text: STA120 DIGITAL AUDIO INTERFACE RECEIVER • ■ ■ ■ ■ MONOLITHIC CMOS RECEIVER 3.3V SUPPLY VOLTAGE LOW-JITTER, ON-CHIP CLOCK RECOVERY 256xFs OUTPUT CLOCK PROVIDED SUPPORTS: AES/EBU, IEC 958, S/PDIF, & EIAJ CP-340/1201 PROFESSIONAL AND CONSUMER FORMATS
|
Original
|
STA120
256xFs
CP-340/1201
STA120D
STA120
|
PDF
|
Untitled
Abstract: No abstract text available
Text: STA120 DIGITAL AUDIO INTERFACE RECEIVER • ■ ■ ■ ■ MONOLITHIC CMOS RECEIVER 3.3V SUPPLY VOLTAGE LOW-JITTER, ON-CHIP CLOCK RECOVERY 256xFs OUTPUT CLOCK PROVIDED SUPPORTS: AES/EBU, IEC 958, S/PDIF, & EIAJ CP-340/1201 PROFESSIONAL AND CONSUMER FORMATS
|
Original
|
STA120
256xFs
CP-340/1201
STA120D
STA120
|
PDF
|
scms
Abstract: No abstract text available
Text: STA120 DIGITAL AUDIO INTERFACE RECEIVER MONOLITHIC CMOS RECEIVER 3.3V SUPPLY VOLTAGE LOW-JITTER, ON-CHIP CLOCK RECOVERY 256xFs OUTPUT CLOCK PROVIDED SUPPORTS: AES/EBU, IEC 958, S/PDIF, & EIAJ CP-340/1201 PROFESSIONAL AND CONSUMER FORMATS EXTENSIVE ERROR REPORTING REPEAT
|
Original
|
STA120
256xFs
CP-340/1201
STA120
CP340/1201
STA120D
scms
|
PDF
|
IEC268-11
Abstract: No abstract text available
Text: STA120 DIGITAL AUDIO INTERFACE RECEIVER • ■ ■ ■ ■ MONOLITHIC CMOS RECEIVER 3.3V SUPPLY VOLTAGE LOW-JITTER, ON-CHIP CLOCK RECOVERY 256xFs OUTPUT CLOCK PROVIDED SUPPORTS: AES/EBU, IEC 958, S/PDIF, & EIAJ CP-340/1201 PROFESSIONAL AND CONSUMER FORMATS
|
Original
|
STA120
256xFs
CP-340/1201
STA120D
STA120
IEC268-11
|
PDF
|
STA120
Abstract: CS12 STA120D
Text: STA120 DIGITAL AUDIO INTERFACE RECEIVER MONOLITHIC CMOS RECEIVER 3.3V SUPPLY VOLTAGE LOW-JITTER, ON-CHIP CLOCK RECOVERY 256xFs OUTPUT CLOCK PROVIDED SUPPORTS: AES/EBU, IEC 958, S/PDIF, & EIAJ CP-340/1201 PROFESSIONAL AND CONSUMER FORMATS EXTENSIVE ERROR REPORTING REPEAT
|
Original
|
STA120
256xFs
CP-340/1201
STA120D
STA120
CP340/1201
CS12
STA120D
|
PDF
|
Untitled
Abstract: No abstract text available
Text: STA120 DIGITAL AUDIO INTERFACE RECEIVER MONOLITHIC CMOS RECEIVER 3.3V SUPPLY VOLTAGE LOW-JITTER, ON-CHIP CLOCK RECOVERY 256xFs OUTPUT CLOCK PROVIDED SUPPORTS: AES/EBU, IEC 958, S/PDIF, & EIAJ CP-340/1201 PROFESSIONAL AND CONSUMER FORMATS EXTENSIVE ERROR REPORTING REPEAT
|
Original
|
STA120
256xFs
CP-340/1201
STA120
CP340/1201
STA120D
|
PDF
|
Untitled
Abstract: No abstract text available
Text: BurrĆBrown Products from Texas Instruments DIR9001-Q1 SLLS843A – JUNE 2007 – REVISED FEBRUARY 2008 96-kHz, 24-Bit Digital Audio Interface Receiver FEATURES APPLICATIONS • One-Chip Digital Audio Interface Receiver DIR Including Low-Jitter Clock-Recovery
|
Original
|
DIR9001-Q1
SLLS843A
96-kHz,
24-Bit
IEC60958
IEC958)
CPR-1205
CP-1201,
CP-340)
tech3250
|
PDF
|
Untitled
Abstract: No abstract text available
Text: BurrĆBrown Products from Texas Instruments DIR9001-Q1 SLLS843A – JUNE 2007 – REVISED FEBRUARY 2008 96-kHz, 24-Bit Digital Audio Interface Receiver FEATURES APPLICATIONS • One-Chip Digital Audio Interface Receiver DIR Including Low-Jitter Clock-Recovery
|
Original
|
DIR9001-Q1
SLLS843A
96-kHz,
24-Bit
IEC60958
IEC958)
CPR-1205
CP-1201,
CP-340)
tech3250
|
PDF
|