Untitled
Abstract: No abstract text available
Text: PSD834F2V 3.3 V supply Flash PSD for 8-bit MCUs 2 Mbit + 256 Kbit dual Flash memories and 64 Kbit SRAM NOT FOR NEW DESIGN FEATURES SUMMARY • FLASH IN-SYSTEM PROGRAMMABLE ISP PERIPHERAL FOR 8-BIT MCUs ■ 3.3 V±10% SINGLE SUPPLY VOLTAGE ■ 2 MBIT OF PRIMARY FLASH MEMORY (8
|
Original
|
PSD834F2V
PQFP52
PLCC52
|
PDF
|
683XX
Abstract: 68HC11 68HC12 68HC16 80386EX 80C251 PLCC52 PQFP52 PSD834F2V sec7_prot
Text: PSD834F2V 3.3 V supply Flash PSD for 8-bit MCUs 2 Mbit + 256 Kbit dual Flash memories and 64 Kbit SRAM NOT FOR NEW DESIGN FEATURES SUMMARY • FLASH IN-SYSTEM PROGRAMMABLE ISP PERIPHERAL FOR 8-BIT MCUs ■ 3.3 V±10% SINGLE SUPPLY VOLTAGE ■ 2 MBIT OF PRIMARY FLASH MEMORY (8
|
Original
|
PSD834F2V
PQFP52
PLCC52
683XX
68HC11
68HC12
68HC16
80386EX
80C251
PLCC52
PQFP52
PSD834F2V
sec7_prot
|
PDF
|
68HC12 microcontroller
Abstract: AN1153
Text: PSD834F2V 3.3 V supply Flash PSD for 8-bit MCUs 2 Mbit + 256 Kbit dual Flash memories and 64 Kbit SRAM NOT FOR NEW DESIGN FEATURES SUMMARY • FLASH IN-SYSTEM PROGRAMMABLE ISP PERIPHERAL FOR 8-BIT MCUs ■ 3.3 V±10% SINGLE SUPPLY VOLTAGE ■ 2 MBIT OF PRIMARY FLASH MEMORY (8
|
Original
|
PSD834F2V
PQFP52
PLCC52
68HC12 microcontroller
AN1153
|
PDF
|
80196 instruction set
Abstract: 80C31 instruction set 68HC11 68HC12 68HC16 80386EX 80C251 J1850 PLCC52 PQFP52
Text: PSD913F1 Flash In-System Programmable ISP Peripherals For 8-bit MCUs PRELIMINARY DATA FEATURES SUMMARY • Single Supply Voltage: Figure 1. Packages – 5 V±10% for PSD913F1 – 3.3 V±10% for PSD913F1-V ■ Up to 1Mbit of Primary Flash Memory (8 uniform
|
Original
|
PSD913F1
PSD913F1-V
256Kbit
16Kbit
PQFP52
PLCC52
80196 instruction set
80C31 instruction set
68HC11
68HC12
68HC16
80386EX
80C251
J1850
PLCC52
PQFP52
|
PDF
|
68HC11
Abstract: 68HC12 68HC16 80386EX 80C251 J1850 PLCC52 PQFP52 PSD913F1 80C31 instruction set
Text: PSD913F1 Flash In-System Programmable ISP Peripherals For 8-bit MCUs PRELIMINARY DATA FEATURES SUMMARY • Single Supply Voltage: Figure 1. Packages – 5 V±10% for PSD913F1 – 3.3 V±10% for PSD913F1-V ■ Up to 1Mbit of Primary Flash Memory (8 uniform
|
Original
|
PSD913F1
PSD913F1-V
256Kbit
16Kbit
PQFP52
PLCC52
68HC11
68HC12
68HC16
80386EX
80C251
J1850
PLCC52
PQFP52
PSD913F1
80C31 instruction set
|
PDF
|
68HC11
Abstract: 80C251 80C31 80C51XA HC11 PLCC52 PQFP52 PSD813F1V TQFP64 TQFQ64
Text: PSD813F1V Flash in-system programmable ISP peripherals for 8-bit MCUs, 3.3 V NOT FOR NEW DESIGN FEATURES SUMMARY • ■ ■ ■ DUAL BANK FLASH MEMORIES – 1 Mbit of Primary Flash Memory (8 Uniform Sectors) – 256 Kbit Secondary EEPROM (4 Uniform Sectors)
|
Original
|
PSD813F1V
68HC11
80C251
80C31
80C51XA
HC11
PLCC52
PQFP52
PSD813F1V
TQFP64
TQFQ64
|
PDF
|
TQFQ64
Abstract: low cost eeprom programmer circuit diagram 68HC11 80C251 80C31 80C51XA HC11 PLCC52 PQFP52 PSD813F1V
Text: PSD813F1V Flash in-system programmable ISP peripherals for 8-bit MCUs, 3.3 V NOT FOR NEW DESIGN FEATURES SUMMARY • ■ ■ ■ ■ ■ ■ DUAL BANK FLASH MEMORIES – 1 Mbit of Primary Flash Memory (8 Uniform Sectors) – 256 Kbit Secondary EEPROM (4 Uniform
|
Original
|
PSD813F1V
TQFQ64
low cost eeprom programmer circuit diagram
68HC11
80C251
80C31
80C51XA
HC11
PLCC52
PQFP52
PSD813F1V
|
PDF
|
AN1153
Abstract: ADSP-2185N
Text: DSM2180F3V DSM Digital Signal Processor System Memory for analog devices ADSP-218X family (3.3 V supply) NOT FOR NEW DESIGN FEATURES SUMMARY • Glueless Connection to DSP Figure 1. Packages – Easily add memory, logic, and I/O to DSP ■ 128K Byte Flash Memory
|
Original
|
DSM2180F3V
ADSP-218X
AN1153
ADSP-2185N
|
PDF
|
CHN 510
Abstract: CHN 530 vdf displays an1171 PQFP52 PLD 5 AD11 AD12 AD14 ADSP-218X
Text: DSM2180F3V DSM Digital Signal Processor System Memory for analog devices ADSP-218X family (3.3 V supply) NOT FOR NEW DESIGN FEATURES SUMMARY • Glueless Connection to DSP Figure 1. Packages – Easily add memory, logic, and I/O to DSP 128K Byte Flash Memory
|
Original
|
DSM2180F3V
ADSP-218X
PQFP52
CHN 510
CHN 530
vdf displays
an1171
PQFP52
PLD 5
AD11
AD12
AD14
|
PDF
|
UPSD3233B-40T6
Abstract: JB 2256 L-14026
Text: UPSD3234A, UPSD3234BV UPSD3233B, UPSD3233BV Flash programmable system devices with 8032 MCU and 64 Kbit SRAM Features • Fast 8-bit 8032 MCU – 40 MHz at 5.0 V, 24 MHz at 3.3 V – Core, 12-clocks per instruction ■ Dual Flash memories with memory management
|
Original
|
UPSD3234A,
UPSD3234BV
UPSD3233B,
UPSD3233BV
12-clocks
15-year
LQFP52
52-lead,
UPSD3233B-40T6
JB 2256
L-14026
|
PDF
|
psd813f1
Abstract: intel 80196 microcontroller 80386EX 80C251 J1850 PLCC52 PQFP52 PSD813F PSD813F1-A PSD813F1V
Text: PSD813F1-A Flash In-System Programmable ISP Peripherals For 8-bit MCUs PRELIMINARY DATA FEATURES SUMMARY • Single Supply Voltage: Figure 1. Packages – 5 V±10% for PSD813F1-A – 3.3 V±10% for PSD813F1-AV ■ Up to 1Mbit of Primary Flash Memory (8 uniform
|
Original
|
PSD813F1-A
PSD813F1-AV
256Kbit
16Kbit
PQFP52
PLCC52
psd813f1
intel 80196 microcontroller
80386EX
80C251
J1850
PLCC52
PQFP52
PSD813F
PSD813F1-A
PSD813F1V
|
PDF
|
mod 8 ring counter using JK flip flop
Abstract: SC 2272 TTL catalog upsd3 AI07802 programmable multi pulse waveform generator cpld LQFP80 TQFP80 UPSD3253B UPSD3253BV
Text: UPSD3254A, UPSD3254BV UPSD3253B, UPSD3253BV Flash programmable system devices with 8032 MCU and 256 Kbit SRAM Features • Fast 8-bit 8032 MCU – 40 MHz at 5.0 V, 24 MHz at 3.3 V – Core, 12-clocks per instruction ■ Dual Flash memories with memory management
|
Original
|
UPSD3254A,
UPSD3254BV
UPSD3253B,
UPSD3253BV
12-clocks
15-year
LQFP52
52-lead,
LQFP80
80-lead,
mod 8 ring counter using JK flip flop
SC 2272
TTL catalog
upsd3
AI07802
programmable multi pulse waveform generator cpld
LQFP80
TQFP80
UPSD3253B
UPSD3253BV
|
PDF
|
mod 8 ring counter using JK flip flop
Abstract: auxillary contacts INTERFACING MEMORY WITH 8051 THROUGH I2C PROTOCOL mod 4 ring counter using JK flip flop LQFP80 TQFP80 UPSD3233B UPSD3233B-40T6 UPSD3233B-40U6 UPSD3233BV
Text: UPSD3234A, UPSD3234BV UPSD3233B, UPSD3233BV Flash programmable system devices with 8032 MCU and 64 Kbit SRAM Features • Fast 8-bit 8032 MCU – 40 MHz at 5.0 V, 24 MHz at 3.3 V – Core, 12-clocks per instruction ■ Dual Flash memories with memory management
|
Original
|
UPSD3234A,
UPSD3234BV
UPSD3233B,
UPSD3233BV
12-clocks
15-year
LQFP52
52-lead,
LQFP80
80-lead,
mod 8 ring counter using JK flip flop
auxillary contacts
INTERFACING MEMORY WITH 8051 THROUGH I2C PROTOCOL
mod 4 ring counter using JK flip flop
LQFP80
TQFP80
UPSD3233B
UPSD3233B-40T6
UPSD3233B-40U6
UPSD3233BV
|
PDF
|
Untitled
Abstract: No abstract text available
Text: UPSD3212A UPSD3212C, UPSD3212CV Flash programmable system devices with 8032 MCU and USB and programmable logic Features • Fast 8-bit 8032 MCU – 40 MHz at 5.0 V, 24 MHz at 3.3 V – Core, 12-clocks per instruction ■ Dual Flash memories with memory management
|
Original
|
UPSD3212A
UPSD3212C,
UPSD3212CV
12-clocks
15-year
LQFP52
52-lead,
|
PDF
|
|
|
mod 8 ring counter using JK flip flop
Abstract: ALU 74-181 auxillary contacts circuit datasheet ALU 74-181 mod 4 ring counter using JK flip flop UPSD3212C-40U6 UPSD3212CV UPSD3212CV-24T6 UPSD3212CV-24U6 LQFP80
Text: UPSD3212A UPSD3212C, UPSD3212CV Flash programmable system devices with 8032 MCU and USB and programmable logic Features • Fast 8-bit 8032 MCU – 40 MHz at 5.0 V, 24 MHz at 3.3 V – Core, 12-clocks per instruction ■ Dual Flash memories with memory management
|
Original
|
UPSD3212A
UPSD3212C,
UPSD3212CV
12-clocks
15-year
LQFP52
52-lead,
LQFP80
80-lead,
16-bit
mod 8 ring counter using JK flip flop
ALU 74-181
auxillary contacts
circuit datasheet ALU 74-181
mod 4 ring counter using JK flip flop
UPSD3212C-40U6
UPSD3212CV
UPSD3212CV-24T6
UPSD3212CV-24U6
LQFP80
|
PDF
|
80C167
Abstract: 80C196NT intel 80c196 INSTRUCTION SET mc68hc912 instruction set 80C186 80C196 80C51XA LQFP80 MC68HC16 PSD4235G2V
Text: PSD4235G2V Flash in-system programmable ISP peripherals for 16-bit MCUs (3.3 V supply) Features PSD provides an integrated solution to 16-bit MCU based applications that includes configurable memories, PLD logic and I/Os: • Dual bank Flash memories – 4 Mbit of Primary Flash memory (8 uniform
|
Original
|
PSD4235G2V
16-bit
16-bit
LQFP80
80-lead,
80C167
80C196NT
intel 80c196 INSTRUCTION SET
mc68hc912 instruction set
80C186
80C196
80C51XA
LQFP80
MC68HC16
PSD4235G2V
|
PDF
|
Untitled
Abstract: No abstract text available
Text: PSD813F1V Flash in-system programmable ISP peripherals for 8-bit MCUs, 3.3 V NOT FOR NEW DESIGN FEATURES SUMMARY • DUAL BANK FLASH MEMORIES – 1 Mbit of Primary Flash Memory (8 Uniform Sectors) – 256 Kbit Secondary EEPROM (4 Uniform Sectors) – Concurrent operation: read from one
|
Original
|
PSD813F1V
|
PDF
|
APA075
Abstract: No abstract text available
Text: v4.1 ProASICPLUS TM Flash Family FPGAs Features and Benefits High Capacity Commercial and Industrial • • • 75,000 to 1 Million System Gates 27 k to 198 kbits of Two-Port SRAM 66 to 712 User I/Os Military and Mil-Std 883B • • • 300, 000 to 1 million System Gates
|
Original
|
APA075,
APA150,
APA300
APA075
|
PDF
|
MIL-STD-83
Abstract: ProASICPLUS Flash Family FPGAs v4.0 schematic diagram UPS 600 Power tree
Text: v4.0 ProASICPLUS TM Flash Family FPGAs Features and Benefits High Capacity Commercial and Industrial • • • 75,000 to 1 Million System Gates 27 k to 198 kbits of Two-Port SRAM 66 to 712 User I/Os Military and Mil-Std 883B • • • 300, 000 to 1 million System Gates
|
Original
|
APA075,
APA150,
APA300
MIL-STD-83
ProASICPLUS Flash Family FPGAs v4.0
schematic diagram UPS 600 Power tree
|
PDF
|
ISP Engineering Kit Model 300
Abstract: ProASICPLUS Flash Family FPGAs v4.1
Text: v4.1 ProASICPLUS TM Flash Family FPGAs Features and Benefits High Capacity Commercial and Industrial • • • 75,000 to 1 Million System Gates 27 k to 198 kbits of Two-Port SRAM 66 to 712 User I/Os Military and Mil-Std 883B • • • 300, 000 to 1 million System Gates
|
Original
|
APA075,
APA150,
APA300
ISP Engineering Kit Model 300
ProASICPLUS Flash Family FPGAs v4.1
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Military ProASIC 3/EL Handbook Military ProASIC3/EL Handbook Table of Contents Low-Power Flash Device Handbooks Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 Section I – Miltary ProASIC3/EL Datasheet Military ProASIC3/EL Low-Power Flash FPGAs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . i
|
Original
|
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Military ProASIC 3/EL Handbook Military ProASIC3/EL Handbook Table of Contents Low-Power Flash Device Handbooks Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . i Section I – Miltary ProASIC3/EL Datasheet
|
Original
|
|
PDF
|
A500K270
Abstract: No abstract text available
Text: Military ProASIC 3/EL Handbook Military ProASIC3/EL Handbook Table of Contents Low-Power Flash Device Handbooks Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . i Section I – Miltary ProASIC3/EL Datasheet
|
Original
|
|
PDF
|
Untitled
Abstract: No abstract text available
Text: ^EDI E D I788M S V 8Megx8 NAND Flash ElÉCTUONC DESICN& HC. ADVANCED 8Mx8 Bit NAND Flash CMOS, Monolithic ¡Features • Single 3.3 - Volt Supply • Separate Output Buffer power supply 3.3V or 5V • Organization Memory Cell array (8M+256K) bit x 8bit Data Register
|
OCR Scan
|
I788M
050TYP.
EDI788MSV
|
PDF
|
