tms320c3x user manual
Abstract: addressing modes of dsp processors dsp 32 c processor TMS320c3x ADSP-21061 ADSP-21061L ADSP-21065L TMS320C31 TMS320C32 interrupt Assembly sharc
Text: Analog Devices ADSP-21065L and ADSP-21061L SHARC DSPs Vs. TI TMS320C3x Rich, powerful instruction sets, floating-point precision, and high-speed execution make floating-point Digital Signal Processing (DSPs) a popular choice for designers of computational
|
Original
|
ADSP-21065L
ADSP-21061L
TMS320C3x
family-ADSP21065L
ADSP-21061L-to
TMS320C3x
ADSP-21061L
32-bit
ADSP21065L
tms320c3x user manual
addressing modes of dsp processors
dsp 32 c processor
ADSP-21061
TMS320C31
TMS320C32
interrupt Assembly sharc
|
PDF
|
WTL1232
Abstract: WTL1233 tcl 1232 Weitek 1233 L1232 weitek 1233-8 268-5400 weitek IC to design 2 by 2 binary multiplier 3332 weitek
Text: W E IT E K ^ J WTL1232/WTL1233 FLOATING POINT MULTIPLIER AND ALU July, 1986 TheWTL 1232floatingpoint multi plier and the WTL 1233 floating point ALU provide high speed, low power32-bitnumericprocessing. In the highest speed grades, each chip delivers 10MFLOP singleprecision
|
OCR Scan
|
WTL1232/WTL1233
power32-b
32-BIT
1232-X
/1233-X
1232-YY-JM
/1233-YY-JM
1232-YY-JE/1233-YY-JE
1232-XX-LC
WTL1232
WTL1233
tcl 1232
Weitek 1233
L1232
weitek 1233-8
268-5400
weitek
IC to design 2 by 2 binary multiplier
3332 weitek
|
PDF
|
5962-07A01
Abstract: hxrhppc 603ePowerPC 596207A01 RHPPC CQFP 240 CLGA 8295 microprocessor smd jsp MPC603E
Text: RHPPC Processor HXRHPPC Processor Rad Hard Microprocessor The monolithic, radiation hardened HXRHPPC processor is fabricated with Honeywell’s 0.35µm silicon-on-insulator CMOS SOI-V technology and is based on and compatible with Freescale’s PowerPC 603e processor. It is designed for use in radiation
|
Original
|
603eTM
32-bit
5962-07A01
hxrhppc
603ePowerPC
596207A01
RHPPC
CQFP 240
CLGA
8295 microprocessor
smd jsp
MPC603E
|
PDF
|
Untitled
Abstract: No abstract text available
Text: WTL 2264/WTL 2265 FLOATING POINT MULTIPLIER/ DIVIDER AND ALU PRELIMINARY DATA April 1986 Features HIGH SPEED CONFORMANCE TO IEEE STANDARD 754, VERSION 10.0 Full 32-bit and 64-bit floating point formats and opera tions 20 MFlops 50 ns pipelined for 32-bit ALU opera
|
OCR Scan
|
2264/WTL
32-bit
64-bit
144-PIN
|
PDF
|
weitek
Abstract: weitek 1167
Text: WEITEK Á WTL1164/WTL1165 64-BIT IEEE FLOATING POINT MULTIPLIER/ DIVIDER AND ALU a PRELIMINARY DATA Ju ly 1986 T h e W T L 1164 F lo a tin g P o in t M u ltip lie r and the W T L 1165 F lo a t in g P o in t A L U a re o p tim iz e d f o r flo a tin g p o int c o p ro c e s s o r a p p lic a
|
OCR Scan
|
WTL1164/WTL1165
64-BIT
weitek
weitek 1167
|
PDF
|
MCA600ECL
Abstract: x5ya x7ya 135U IOL951 MI0951 CLX5
Text: Order this data sheet bv MC10951/D MC10951 MC1OL951 MC1OO951 -. I Advance Information 12X 12 EXPANDABLE MULTIPLIERS The MCI0951, IOL951 and 100951 are high-speed 12 x 12 multipliers that multiply two 12-bit 2’s complement numbers and produce a 24-bit 2’s complement output.
|
Original
|
MC10951/D
MC10951
MC1OL951
MC1OO951
MCI0951,
IOL951
12-bit
24-bit
MI0951
MCA600ECL
x5ya
x7ya
135U
CLX5
|
PDF
|
weitek
Abstract: ncl051 WTL1165-060-GC 80386 microprocessor pin out diagram floating point handling LT 5251 1N3062 68-PIN WTL1163 1164-060
Text: WTL 1164/WTL 1165 64-BIT IEEE FLOATING POINT MULTIPLIER/ DIVIDER AND ALU PRELIMINARY DATA Features A COMPLETE FLOATING POINT ARITHMETIC SOLUTION FOR HIGH-SPEED PROCESSORS AND COPROCESSORS FULL 32-BIT AND 64-BIT FLOATING POINT FORMAT AN D OPERATIONS, CONFORMING TO
|
OCR Scan
|
1164/WTL
64-BIT
32-BIT
weitek
ncl051
WTL1165-060-GC
80386 microprocessor pin out diagram
floating point handling
LT 5251
1N3062
68-PIN
WTL1163
1164-060
|
PDF
|
WTL 2265-060
Abstract: No abstract text available
Text: WTL 2264/WTL 2265 FLOATING POINT MULTIPLIER/ DIVIDER AND ALU PRELIMINARY DATA July 1986 Features HIGH SPEED FULL INTERNAL 64-BIT ACCUM ULATION PATH WTL 2265 20 MFlops (50 ns) pipelined for 32-bit ALU opera tions and 64-bit accumulations 20 M Flops (50 ns) pipelined for 32-bit multiplications
|
OCR Scan
|
2264/WTL
64-BIT
32-bit
WTL 2265-060
|
PDF
|
Untitled
Abstract: No abstract text available
Text: WTL 1164/WTL 1165 64-BIT IEEE FLOATING POINT MULTIPLIER/ DIVIDER AND ALU PRELIMINARY DATA Features INTERFACES DIRECTLY TO 32-B IT BUSES A COM PLETE FL O A T IN G PO INT A RITH M ETIC SO LU TIO N FOR H IG H -SPE ED PROCESSORS A N D COPROCESSORS SINGLE PH A SE , EDGE-TRIGGERED CLOCKED
|
OCR Scan
|
1164/WTL
64-BIT
32-bit
|
PDF
|
ELECTRONIC circuit diagram of digital hearing aid
Abstract: tms320cxx architecture DSP32XX motorola MRF sample project of radar digital signal processing Assembly Programming Guide c code for convolution ADSP-21060 ADSP-21062 DSP96002 DSP96002 fft
Text: CHAPTER 28 Digital Signal Processors Digital Signal Processing is carried out by mathematical operations. In comparison, word processing and similar programs merely rearrange stored data. This means that computers designed for business and other general applications are not optimized for algorithms such as
|
Original
|
|
PDF
|
sharc 21xxx architecture block diagram
Abstract: block diagram of mri scanner sharc ADSP-21xxx architecture circuit diagram of digital hearing aid voice control robot ELECTRONIC circuit diagram of digital hearing aid block diagram of mri machine tms320cxx architecture ADSP-21xxx DSP hearing aid
Text: CHAPTER 28 Digital Signal Processors Digital Signal Processing is carried out by mathematical operations. In comparison, word processing and similar programs merely rearrange stored data. This means that computers designed for business and other general applications are not optimized for algorithms such as
|
Original
|
|
PDF
|
weitek 2264
Abstract: WEITEK 2265 weitek WTL 2265-060 DM 1265 2265-060-gc F321 labs floating point handling 4bit by 3bit binary multiplier
Text: WTL 2264/WTL 2265 FLOATING POINT MULTIPLIER/ DIVIDER AND ALU PRELIMINARY DATA July 1986 Features H IG H S P E E D 20 MFlops 50 ns pipelined for 32-bit A L U opera tions and 64-bit accumulations 20 MFlops (50 ns) pipelined for 32-bit multiplications 12 MFlops (80 ns) pipelined for 64-bit multiplications
|
OCR Scan
|
2264/WTL
32-bit
64-bit
precisi85
weitek 2264
WEITEK 2265
weitek
WTL 2265-060
DM 1265
2265-060-gc
F321 labs
floating point handling
4bit by 3bit binary multiplier
|
PDF
|
MCA600ECL
Abstract: 35Z diode
Text: Order this data sheet by MC10951/D M MOTOROLA SEM ICO NDUCTO RS MC10951 MC10L951 MC100951 P.O. B O X 2 0 9 1 2 • P H O E N IX , A R IZ O N A 8 5 0 3 6 A dvance Info rm atio n 12 X 12 EXPANDABLE MULTIPLIERS The MC10951, 10L951 and 100951 are high-speed 12 x 12 m ul
|
OCR Scan
|
MC10951/D
MC10951
MC10L951
MC100951
MC10951,
10L951
12-bit
24-bit
M10951
MCA600ECL
35Z diode
|
PDF
|
HAI 7203
Abstract: ACT8847 74ACT8847 SN74 multiplier
Text: TEXAS INSTR LOGIC SSE D 0^1723 GQÖS7G3 7 SN74ACT8847 64-Bit Floating Point Unit • Meets IEEE Standard for Single- and DoublePrecision Formats • Performs Floating Point and Integer Add, Subtract, Multiply, Divide, Square Root, and Compare • 64-Bit IEEE Divide in 11 Cycles, 64-Bit Square
|
OCR Scan
|
SN74ACT8847
64-Bit
SN74ACT8837
30-ns,
40-ns
50-ns
SN74ACT8847
AGT88X7
HAI 7203
ACT8847
74ACT8847
SN74 multiplier
|
PDF
|
|
|
FPP04
Abstract: bt 338 SLAUE11 Trigonometric C216 Heat Volume Counter MSP430 DBL100 CNV04
Text: The Floating-Point Package CNV_BIN16U Range: The 16-bit number, RPARG points to, is treated as a 16-bit unsigned number see Figure 5–22 . 0 to + 65535 (00000h to 0FFFFh) 15 Address n RPARG Figure 5–22. Unsigned Binary Input Buffer Format 16 Bits CNV_BIN32 The 32-bit number, RPARG points to, is treated as a 32-bit
|
Original
|
BIN16U
16-bit
16-bit
00000h
BIN32
32-bit
32-bit
0000h
07FFF
BIN32U
FPP04
bt 338
SLAUE11
Trigonometric
C216
Heat Volume Counter MSP430
DBL100
CNV04
|
PDF
|
cisc architecture
Abstract: CISC Compare CISC and RISC CISC DATA BOOK R32C IEEE754-compliant
Text: Renesas Technology Completes Design of CPU Core for Next-Generation Microcontrollers, and introduces details of ‘RX Family’ ⎯ The new MCUs will be built on a 90-nm flash process and achieve the world’s top-class performance and code efficiency among CISC devices –
|
Original
|
90-nm
IEEE754-compliant,
32-bit
64-bit)
32-bit
cisc architecture
CISC
Compare CISC and RISC
CISC DATA BOOK
R32C
IEEE754-compliant
|
PDF
|
ICS2059-02
Abstract: MAN05
Text: DATASHEET ICS2059-02 CLOCK MULTIPLIER AND JITTER ATTENUATOR Description Features The ICS2059-02 is a VCXO Voltage Controlled Crystal Oscillator based clock multiplier and jitter attenuator designed for system clock distribution applications. This monolithic IC, combined with an external
|
Original
|
ICS2059-02
ICS2059-02
MAN05
|
PDF
|
d-0811
Abstract: ICS2059-02 MAN05
Text: DATASHEET ICS2059-02 CLOCK MULTIPLIER AND JITTER ATTENUATOR Description Features The ICS2059-02 is a VCXO Voltage Controlled Crystal Oscillator based clock multiplier and jitter attenuator designed for system clock distribution applications. This monolithic IC, combined with an external
|
Original
|
ICS2059-02
ICS2059-02
d-0811
MAN05
|
PDF
|
Untitled
Abstract: No abstract text available
Text: DATASHEET ICS2059-02 CLOCK MULTIPLIER AND JITTER ATTENUATOR Description Features The ICS2059-02 is a VCXO Voltage Controlled Crystal Oscillator based clock multiplier and jitter attenuator designed for system clock distribution applications. This monolithic IC, combined with an external
|
Original
|
ICS2059-02
ICS2059-02
|
PDF
|
ICS2059-02
Abstract: ICS2059GI-02 ICS2059GI-02T ICS252 ICS650-40A MAN05 10.368
Text: DATA SHEET ICS2059-02 ICS2059-02 Clock Multiplier and Jitter Attenuator Clock Multiplier and Jitter Attenuator Description Features The ICS2059-02 is a VCXO Voltage Controlled Crystal Oscillator based clock multiplier and jitter attenuator designed for system clock distribution applications.
|
Original
|
ICS2059-02
ICS2059-02
199707558G
ICS2059GI-02
ICS2059GI-02T
ICS252
ICS650-40A
MAN05
10.368
|
PDF
|
345 attenuator
Abstract: analog Quartz Clock variable capacitor ICS2059-02 MAN05 10.368
Text: DATASHEET ICS2059-02 CLOCK MULTIPLIER AND JITTER ATTENUATOR Description Features The ICS2059-02 is a VCXO Voltage Controlled Crystal Oscillator based clock multiplier and jitter attenuator designed for system clock distribution applications. This monolithic IC, combined with an external
|
Original
|
ICS2059-02
ICS2059-02
345 attenuator
analog Quartz Clock
variable capacitor
MAN05
10.368
|
PDF
|
fdk crystal vco
Abstract: smd transistor 3U transistor SMD n17
Text: Order this document by MC145225/D MOTOROLA MC145225 MC145230 Advance Information Dual PLL Frequency Synthesizers w ith DACs and Voltage Multiplier The MC145225 and MC145230 are dual frequency synthesizers containing v e ry-lo w supply voltage circuitry. These devices support two
|
OCR Scan
|
MC145225/D
MC145225
MC145230
MC145230
fdk crystal vco
smd transistor 3U
transistor SMD n17
|
PDF
|
MPU-401
Abstract: No abstract text available
Text: June 1999 GXLV Processor A Low Power Integrated x86 Solution General Description The GXLV processor series is a new line of integrated processors specifically designed to power information appliances for entertainment, education, and business. Serving the needs of consumers and business professionals alike,
|
Original
|
|
PDF
|
ICS2059-02
Abstract: ICS2059GI-02 ICS2059GI-02T MAN05
Text: DATASHEET ICS2059-02 CLOCK MULTIPLIER AND JITTER ATTENUATOR Description Features The ICS2059-02 is a VCXO Voltage Controlled Crystal Oscillator based clock multiplier and jitter attenuator designed for system clock distribution applications. This monolithic IC, combined with an external
|
Original
|
ICS2059-02
ICS2059-02
to284
199707558G
ICS2059GI-02
ICS2059GI-02T
MAN05
|
PDF
|
