APT-6018
Abstract: APT-6021 AET-126 APT-6015 APT-6016 APT-6017 APT-6020
Text: SINGLE-PORT E1/T1/ISDN-PRI and S-INTERFACE TRANSFORMERS * * * * * * Supports ITU-T G.703 and I.430 Requirements Excellent Longitudinal Balance Surface Mountable Configurations Designs Support Industry Standard Transceiver ICs Excellent Coupling Coefficient
|
Original
|
11GES
500Max
250Max
350Max
558Max
400Max
APT-6018
APT-6021
AET-126
APT-6015
APT-6016
APT-6017
APT-6020
|
PDF
|
Talema
Abstract: 19649 9303 Nuvotem Talema electronic schematic
Text: E1/T1/PRI/CEPT Single Interface Transformers Features • industry standard through-hole footprint • controlled parameters ensure full compliance with ITU.T G.703 when matched with recommended IC • ideal for all 1.544 and 2.048 Mbs interface applications
|
Original
|
ISO-9001
1500Vrms
E1/T1\19649
Talema
19649
9303
Nuvotem Talema
electronic schematic
|
PDF
|
MBS 14
Abstract: ISO-14001 TS-16949
Text: E1/T1/PRI/CEPT Single Interface Transformers Features • industry standard through-hole footprint • controlled parameters ensure full compliance with ITU-T G.703 when matched with recommended IC • ideal for all 1.544 and 2.048 Mbs interface applications
|
Original
|
ISO-9001
TS-16949
ISO-14001
1500Vrms
E1/T1\19649
MBS 14
|
PDF
|
IS2M-10
Abstract: IS2M-11 IS2M-12 IS2M-15 IS2M-16 IS2M-17 IS2M-18 IS2M-19 IS2M-20 IS2M-21
Text: E1/T1/ PRI/CEPT Single Transformers Features • industry standard through-hole footprints • 1500 Vrms minimum isolation voltage • wide range compatible with all common transceiver IC's • controlled parameters ensure full compliance with ITU.T G.703 when matched with recommended IC
|
Original
|
ISO-9001
IS2M-10
IS2M-11
IS2M-12
IS2M-15
IS2M-16
IS2M-17
IS2M-18
IS2M-19
IS2M-20
IS2M-21
|
PDF
|
IS2M-10
Abstract: IS2M-11 IS2M-12 IS2M-15 IS2M-16 IS2M-17 IS2M-18 IS2M-19 ISO-14001 TS-16949
Text: E1/T1/ PRI/CEPT Single Transformers Features • industry standard through-hole footprints • wide range compatible with all common transceiver IC's • controlled parameters ensure full compliance with ITU-T G.703 when matched with recommended IC • ideal for all 1.544 and 2.048 Mbs interface applications
|
Original
|
ISO-9001
TS-16949
ISO-14001
1500Vrms
65402India:
IS2M-10
IS2M-11
IS2M-12
IS2M-15
IS2M-16
IS2M-17
IS2M-18
IS2M-19
|
PDF
|
IS2M-10
Abstract: IS2M-11 IS2M-12 IS2M-15 IS2M-16 IS2M-17 IS2M-18 IS2M-19 ISO-14001 TS-16949
Text: E1/T1/ PRI/CEPT Single Transformers Features • industry standard through-hole footprints • wide range compatible with all common transceiver IC's • controlled parameters ensure full compliance with ITU-T G.703 when matched with recommended IC • ideal for all 1.544 and 2.048 Mbs interface applications
|
Original
|
ISO-9001
TS-16949
ISO-14001
1500Vrms
IS2M-10
IS2M-11
IS2M-12
IS2M-15
IS2M-16
IS2M-17
IS2M-18
IS2M-19
|
PDF
|
transformateurs
Abstract: 1J44 G.703 standard - E1 interface 1bs41s TRANSFORMATEUR transformer turn ratio 15 7 pin PULSE transformerS 802693
Text: FE 8006 Sériés Low Cost T1/E1 Carrier Interface Transformer Transformateurs d'interface de ligne T1/E1 Applications T1 (1.544 MHz) & E1 (2.048 MHz) CEPT Une Transformer Transformateurs de ligne CEPT T1 (1,544 MHz) et E l (2,048 MHz) T1 / E1 FE 8006 Series transformers are designed for use in 1,544 MHz and
|
OCR Scan
|
PF600
transformateurs
1J44
G.703 standard - E1 interface
1bs41s
TRANSFORMATEUR
transformer turn ratio 15
7 pin PULSE transformerS
802693
|
PDF
|
pinout BNC -rj45
Abstract: pinout RJ45- BNC FB100A FB100
Text: Fastbit G.703 Interface Pod Compact POD with comprehensive range of G.703 test interfaces The FB100A G.703 Interface Pod allows users to connect to a comprehensive range of standard telecommunications interfaces for making BER measurements. Unframed operation is possible
|
Original
|
FB100A
RJ-45
pinout BNC -rj45
pinout RJ45- BNC
FB100
|
PDF
|
Untitled
Abstract: No abstract text available
Text: XRT85L61 BITS BUILDING INTEGRATED TIMING SUPPLY CLOCK EXTRACTOR FEBRUARY 2004 REV. 1.0.1 • Supports 75Ω and 120Ω (E1), 100Ω (T1) applica- GENERAL DESCRIPTION The XRT85L61 is an integrated E1, T1, 64KHz Centralized Clock interface for T1 (1.544Mbps) 100Ω,
|
Original
|
XRT85L61
XRT85L61
64KHz
544Mbps)
048Mbps)
2048kHz
32-bit
|
PDF
|
G703
Abstract: No abstract text available
Text: áç XRT85L61 PRELIMINARY BITS BUILDING INTEGRATED TIMING SUPPLY CLOCK EXTRACTOR DECEMBER 2002 REV. P1.0.3 • Supports 75Ω and 120Ω (E1), 100Ω (T1) applica- GENERAL DESCRIPTION The XRT85L61 is an integrated E1, T1, 64KHz Centralized Clock interface for T1 (1.544Mbps) 100Ω,
|
Original
|
XRT85L61
XRT85L61
64KHz
544Mbps)
048Mbps)
2048kHz
32-bit
G703
|
PDF
|
XRT85L61IG
Abstract: XRT85L61 GR-1244-CORE
Text: XRT85L61 BITS BUILDING INTEGRATED TIMING SUPPLY CLOCK EXTRACTOR FEBRUARY 2004 REV. 1.0.1 • Supports 75Ω and 120Ω (E1), 100Ω (T1) applica- GENERAL DESCRIPTION The XRT85L61 is an integrated E1, T1, 64KHz Centralized Clock interface for T1 (1.544Mbps) 100Ω,
|
Original
|
XRT85L61
XRT85L61
64KHz
544Mbps)
048Mbps)
2048kHz
64kHz
XRT85L61IG
GR-1244-CORE
|
PDF
|
Untitled
Abstract: No abstract text available
Text: áç XRT85L61 PRELIMINARY BITS BUILDING INTEGRATED TIMINING SUPPLY CLOCK EXTRACTOR NOVEMBER 2002 REV. P1.0.2 • Supports 75Ω and 120Ω (E1), 100Ω (T1) applica- GENERAL DESCRIPTION The XRT85L61 is an integrated E1, T1, 64KHz Centralized Clock interface for T1 (1.544Mbps) 100Ω,
|
Original
|
XRT85L61
XRT85L61
64KHz
544Mbps)
048Mbps)
2048kHz
32-bit
|
PDF
|
XRT59L81
Abstract: PE-65535 XRT5
Text: xr XRT85L61 BITS BUILDING INTEGRATED TIMING SUPPLY CLOCK EXTRACTOR OCTOBER 2004 REV. 1.0.2 GENERAL DESCRIPTION The XRT85L61 is an integrated E1, T1, 64KHz Centralized Clock interface for T1 (1.544Mbps) 100Ω, E1 (2.048Mbps) 75Ω or 120Ω applications.
|
Original
|
XRT85L61
XRT85L61
64KHz
544Mbps)
048Mbps)
2048kHz
32-bit
XRT59L81
PE-65535
XRT5
|
PDF
|
XRT85L61
Abstract: GR-1244-CORE MISSING PULSE DETECTOR CIRCUIT
Text: xr XRT85L61 PRELIMINARY BITS BUILDING INTEGRATED TIMINING SUPPLY CLOCK EXTRACTOR JULY 2002 REV. P1.0.0 GENERAL DESCRIPTION The XRT85L61 is an integrated Short Haul (cable loss up to 9 dB) E1, T1, 64KHz Centralized Clock interface for T1(1.544Mbps) 100Ω, E1(2.048Mbps) 75Ω
|
Original
|
XRT85L61
XRT85L61
64KHz
544Mbps)
048Mbps)
64-bit
GR-1244-CORE
MISSING PULSE DETECTOR CIRCUIT
|
PDF
|
|
|
LXT380LE
Abstract: tx4 27 transmitte mhz 16 x E1 G.703 11DQ04 LQFP-144 LXT380 LXT380BE LXT386 MBR0540T1 10BQ060
Text: LXT380 Octal E1 Line Interface Unit Datasheet The LXT380 is an octal short haul Pulse Code Modulation PCM Line Interface Unit for ITU G.703 2.048 Mbit/sec. transmission systems. It incorporates eight independent receivers and eight independent transmitters in a single LQFP-144 or PBGA-160 package.
|
Original
|
LXT380
LXT380
LQFP-144
PBGA-160
160-Pin
LXT380BE
5M-1994.
LXT380LE
tx4 27 transmitte mhz
16 x E1 G.703
11DQ04
LXT380BE
LXT386
MBR0540T1
10BQ060
|
PDF
|
16 x E1 G.703
Abstract: circuit of 5v from 220 ac without transformer 92112 Q XR-T5793 XR-T5794 EI - 35 TRANSFORMER
Text: ¥ Z * ± V t \ i\ XR-T5791 .the analog plus company March 1996-2 E-1 Line Interface Unit GENERAL DESCRIPTION FEATURES The XR-T5791 is an optimized line interface unit, built using low power CMOS technology. This device con tains an E1 channel for primary rate, PCM applica
|
OCR Scan
|
XR-T5791
XR-T5791
3422blÃ
16 x E1 G.703
circuit of 5v from 220 ac without transformer
92112 Q
XR-T5793
XR-T5794
EI - 35 TRANSFORMER
|
PDF
|
Digital TV transmitter receivers block diagram
Abstract: No abstract text available
Text: XR-T5793 .the analog plus Quad E1 Line Interface Unit company TM June 1997-3 D Individual Channel Loss of Signal Detection, Local and Remote Digital Loopback FEATURES D Meets CCITT G.703 Pulse Mask Template for 2.048Mbps E1 Rates D Low Power, CMOS Technology
|
Original
|
XR-T5793
048Mbps
XR-T5793
544Mbps)
XRT5793
XRT5794,
XRT5793IV-F
TQFP80
XRT5793IJ-F
PLCC68
Digital TV transmitter receivers block diagram
|
PDF
|
digital tv schematic diagram
Abstract: coaxial d5 mark 703 PE65351 AN126 LXT304A MBR0540T1 SM05 G.703 CT 2048
Text: ITU G.703 — Section 10 Synchronization Interface With the LXT304A Application Note January 2001 Order Number: 249135-001 As of January 15, 2001, this document replaces the Level One document known as AN126. Information in this document is provided in connection with Intel products. No license, express or implied, by estoppel or otherwise, to any intellectual
|
Original
|
LXT304A
AN126.
PE65351
MBR0540T1
digital tv schematic diagram
coaxial d5
mark 703
AN126
LXT304A
MBR0540T1
SM05
G.703
CT 2048
|
PDF
|
DS26504
Abstract: GR378
Text: Rev: 031408 ERRATA SHEET DS26504 Revision A1 Errata The errata listed below describe situations where DS26504 revision A1 components perform differently than expected or differently than described in the data sheet. Maxim Integrated Products, Inc., intends to correct
|
Original
|
DS26504
DS26504
GR378
|
PDF
|
Untitled
Abstract: No abstract text available
Text: XRT59L91 Single-Chip E1 Line Interface Unit October 1999-1 FEATURES l Complete E1 CEPT line interface unit (Transmitter and Receiver) l Supports both Local- and Remote-Loop back Operations l Generates transmit output pulses that are compliant with the ITU-T G.703 Pulse Template
|
Original
|
XRT59L91
048Mbps
XRT59L91ID
16-lead
XRT5997IV
100-pin
XRT59L91ID-F
SOIC16
01-Aug-09
|
PDF
|
FE8006-45
Abstract: EI 33 5mh 8041-33 FE8006-125 EL Ei 33 transformer fe8041-33 transformateurs N3 3kv SEC smd code 6204 toshiba chokes
Text: Telecom P ro d u cts PF600.A 12/98 P ro d u its Telecom Table of Contents Sommaire XL Puise-FEE A T E C H N I T R O L C O M P A N Y FEE ISDN Guide . 3-4 So Interface . 5
|
OCR Scan
|
PF600
FE8006-45
EI 33 5mh
8041-33
FE8006-125
EL Ei 33 transformer
fe8041-33
transformateurs
N3 3kv SEC
smd code 6204
toshiba chokes
|
PDF
|
Digital TV transmitter receivers block diagram
Abstract: No abstract text available
Text: XR-T5794 .the analog plus Quad E-1 Line Interface Unit company TM June 1997-3 D Individual Channel Loss of Signal Detection, Local and Remote Digital Loopback FEATURES D Meets CCITT G.703 Pulse Mask Template for 2.048Mbps E1 Rates D Fifth Driver For Monitoring and Testing
|
Original
|
XR-T5794
048Mbps
XR-T5794
XRT5793,
XRT5794.
XRT5794
544Mbps)
XRT5794IV-F
TQFP80
XRT5794IJ-F
Digital TV transmitter receivers block diagram
|
PDF
|
DB50 connector
Abstract: DB50 FB100 IEEE-448 RJ45 modular jack FB100A mds wireless broadband specifications tv pattern generator FB2000A IEEE488
Text: Fastbit FB100A BER Test System Highly flexible BER test system for serial and parallel testing over a wide range of interfaces from TTL to optical. Addresses system, sub-system and component testing during development and compliance verification in IC, cable, satellite, cellular, terrestrial, CATV, digital TV and other physical
|
Original
|
FB100A
RS-422
DB50 connector
DB50
FB100
IEEE-448
RJ45 modular jack
mds wireless broadband
specifications tv pattern generator
FB2000A
IEEE488
|
PDF
|
DB50 connector
Abstract: FB100 FB100A CD 4501 FB2000A IEEE488 RS-449 prbs noise generator OP210 IEEE-448
Text: Fastbit FB100A BER Test System Highly flexible BER test system for serial and parallel testing over a wide range of interfaces from TTL to optical. Addresses system, sub-system and component testing during development and compliance verification in IC, cable, satellite, cellular, terrestrial, CATV, digital TV and other physical
|
Original
|
FB100A
RS-422
DB50 connector
FB100
CD 4501
FB2000A
IEEE488
RS-449
prbs noise generator
OP210
IEEE-448
|
PDF
|
