IN1016
Abstract: 80960HA 80960HD 80960HT 80960JA 80960JD 80960JF 80960JT PQFP 128 Fast Ethernet Risc
Text: i960 JA/JF/JD/JT Microprocessors PRODUCT HIGHLIGHTS • Low Power Modes ■ Improved cache design ■ State of the art testability ® ■ i960 processor compatible RISC core ■ 100 MIPS execution for the JT-100 ■ 16-Kbyte 2-way set associative instruction
|
Original
|
JT-100
16-Kbyte
32-bit
JT-100
/0398/5K/IL0316
IN1016
80960HA
80960HD
80960HT
80960JA
80960JD
80960JF
80960JT
PQFP 128 Fast Ethernet Risc
|
PDF
|
80960CA
Abstract: 80960CF 80960HA 80960HD 80960JA 80960JD 80960JF 80960KA 80960KB 80960SA
Text: i960 MICROPROCESSOR BENCHMARK REPORT Order Number: 272950-001 Information in this document is provided in connection with Intel products. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in
|
Original
|
sustainin12
20Mhz
25Mhz
33Mhz
40Mhz
25/50Mhz
80960CA
80960CF
80960HA
80960HD
80960JA
80960JD
80960JF
80960KA
80960KB
80960SA
|
PDF
|
80960CA
Abstract: RT-1112 CX 879 128 bit processor schematic 80960CF i960 Cx Processor Instruction Set Quick Reference A-18 solutions960 catalog TTL catalog i960 Cx Processor
Text: i960 CA/CF Microprocessor User’s Manual March 1994 Order Number: 270710-003 Intel Corporation makes no warranty for the use of its products and assumes no responsibility for any errors which may appear in this document nor does it make a commitment to update the information contained herein.
|
Original
|
|
PDF
|
Cyclone Microsystems sb08
Abstract: "RISC Microprocessor" MON960 SB08
Text: PCI CYCLONE MICROSYSTEMS, INC. SB08 System Board • ■ ■ ■ ■ ■ ■ ■ ■ i960 Jx RISC Microprocessor Available in Standard or Clock Doubled Technology Eight PCI Expansion Slots 2-to-128 Mbytes of Interleaved DRAM One-to-Four Mbytes of Sectored,
|
Original
|
2-to-128
32-Bit
MON960
GNU960
Cyclone Microsystems sb08
"RISC Microprocessor"
SB08
|
PDF
|
80960CA
Abstract: 80960CF 80960HA 80960HD 80960JA 80960JD 80960JF 80960KA 80960KB 80960SA
Text: i960 Microprocessor Benchmark Report January 1998 Order Number: 272950-002 Information in this document is provided in connection with Intel products. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Intel’s Terms and Conditions of Sale for such products, Intel assumes no liability
|
Original
|
20Mhz
25Mhz
33Mhz
40Mhz
25/50Mhz
20/60Mhz
80960CA
80960CF
80960HA
80960HD
80960JA
80960JD
80960JF
80960KA
80960KB
80960SA
|
PDF
|
80960HA
Abstract: 80960JA 80960JD 80960JF 80960JT 80960RM 80960RN JT-100
Text: i960 JA/JF/JD/JS/JC/JT Microprocessors PRODUCT HIGHLIGHTS • Clock tripling technology ■ Large caches for faster performance ■ State of the art testability ■ i960® processor compatible RISC core ■ 100 MIPS execution for the i960 - JT-100 processors
|
Original
|
JT-100
16-Kbyte
32-bit
80960HA
80960JA
80960JD
80960JF
80960JT
80960RM
80960RN
JT-100
|
PDF
|
arm microprocessor data sheet
Abstract: 29030 intel i960 E3051 i960 kb intel i960 series 80960JD 80960JF 80960KA 80L960
Text: i960 Jx Microprocessor The Cobra Series Technical Overview New Power/Performance Options for the i960 Processor Family Since the i960® microprocessor family’s introduction in 1988 with the i960 K series 32-bit embedded RISC microprocessors, Intel has added to the product
|
Original
|
32-bit
24-hour
i960-303
0/594/5K/IL
arm microprocessor data sheet
29030
intel i960
E3051
i960 kb
intel i960 series
80960JD
80960JF
80960KA
80L960
|
PDF
|
CON20B
Abstract: 1N5005 CON28C hp simens GT-96010 MON960 10BASE PLCC28 GPP11 2d5 motorola capacitor pol
Text: alileo EV-96010 Evaluation Platform for the GT-96010 and Intel’s i960Jx CPU Preliminary Revision 1.0 7/24/97 www.galileoT.com [email protected] Tel: +1-408.451.1400 Fax: +1-408.451.1404 EV-96010 - Evaluation Platform for the GT-96010 and Intel’s i960Jx CPU
|
Original
|
EV-96010
GT-96010
i960Jx
EV-96010
EV96010
CON20B
1N5005
CON28C
hp simens
MON960
10BASE PLCC28
GPP11
2d5 motorola
capacitor pol
|
PDF
|
82489dx
Abstract: intel 82489dx AP-732 290446 apic i960 emulate 80960RP MON960 272736 Intel AP-732
Text: AP-732 APPLICATION NOTE I/O APIC Emulation Software for the i960 RP Microprocessor Warren Gilbert Intel Technical Marketing Engineer Intel Corporation Mail Stop CH6-319 5000 W. Chandler Blvd. Chandler, Arizona 85226 May 31, 1996 Order Number: 272905-001
|
Original
|
AP-732
CH6-319
80960RP
82489dx
intel 82489dx
AP-732
290446
apic
i960 emulate
MON960
272736
Intel AP-732
|
PDF
|
PCI80960
Abstract: I960 SQ20
Text: PCI CYCLONE MICROSYSTEMS, INC. PCI80960 Intelligent Communications Controller • ■ ■ ■ ■ ■ ■ ■ ■ i960 Processor Module Supports Entire Family of i960 Processors 2, 8, or 32 Mbytes of Interleaved Fast Page Mode DRAM Memory PCI Interface/Bridge With Two DMA
|
Original
|
PCI80960
16-Bit
PCI80960.
SQ01/Ethernet;
SQ10/SCSI-2;
SQ11/SCSI-2
SQ20/HighSpeed
SQ40/Parallel
I960
SQ20
|
PDF
|
VME64
Abstract: CVME964 Ample Communications VME System Controller cyclone vme i960
Text: SINGLE-BOARD COMPUTERS CYCLONE MICROSYSTEMS, INC. CVME964 Single Board Computer • ■ ■ ■ ■ ■ ■ ■ ■ i960 CF RISC Microprocessor Operating at 33 MHz 2 or 4 Mbytes of Interleaved Fast Page Mode Private DRAM 4, 8, 16, 32 Mbytes of Fast Page
|
Original
|
CVME964
VME64
16-Bit
CVME964.
Ample Communications
VME System Controller
cyclone vme i960
|
PDF
|
heurikon
Abstract: Microtec Research mcc960 Intel i960 32-bit microprocessor architecture pSOS 82596CA WI53717
Text: SINGLE-BOARD COMPUTERS HEURIKON CORPORATION HK80/V960E VMEbus Single-Board Computer • ■ ■ ■ ■ ■ ■ 82596 Ethernet Interface With TCP/IP Support Four Serial Ports SCSI Port VME and VSB Interface 2 or 8 Mbytes Interleaved DRAM 8Kb User Programmable EEPROM
|
Original
|
HK80/V960E
32-bit
82596CA
RS-232
HK80/V960E
HK80/
V960E
heurikon
Microtec Research mcc960
Intel i960
32-bit microprocessor architecture
pSOS
82596CA
WI53717
|
PDF
|
task management of 8086
Abstract: task in the processor ic960
Text: OPERATING SYSTEMS U.S. SOFTWARE CORPORATION SuperTask! Kernel Real-Time Executive • ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ROMable and Reentrant User Configurable Full Source Code in ANSI C Both Preemptive Scheduling and Time Slicing Dynamic Task Management
|
Original
|
iC-960
GNU960
task management of 8086
task in the processor
ic960
|
PDF
|
80960HA
Abstract: 80960HD 80960HT 80960JA 80960JD 80960JF 80960JT 388Ld 82961KD 100-pin BGA
Text: i960 JA/JF/JD/JT Microprocessors PRODUCT HIGHLIGHTS • Low Power Modes ■ Improved cache design ■ State of the art testability ® ■ i960 processor compatible RISC core ■ 100 MIPS execution for the JT-100 ■ 16-Kbyte 2-way set associative instruction
|
Original
|
JT-100
16-Kbyte
32-bit
JT-100
/0398/5K/IL0316
80960HA
80960HD
80960HT
80960JA
80960JD
80960JF
80960JT
388Ld
82961KD
100-pin BGA
|
PDF
|
|
cyclone vme i960
Abstract: 82596CA CVME962 I960XA I960 06511 GNU960
Text: SINGLE-BOARD COMPUTERS CYCLONE MICROSYSTEMS, INC. CVME962 Single Board Computer • ■ ■ ■ ■ ■ ■ ■ i960 MC Processor at 25 MHz 8 Mbytes of DRAM 128 Kbytes of Zero Wait State SRAM 1 Mbyte of Flash ROM or 4 Mbytes of EPROM 82596CA Ethernet Coprocessor
|
Original
|
CVME962
82596CA
16-Bit
usE962
16-bit
GNU960
cyclone vme i960
I960XA
I960
06511
GNU960
|
PDF
|
i960 sb
Abstract: 80960HD 80960HT 80960JA 80960JD 80960JF 80960JT 80960RN intel Automotive JT-100
Text: i960 JA/JF/JD/JS/JC/JT Microprocessors PRODUCT HIGHLIGHTS • Clock tripling technology ■ Large caches for faster performance ■ State of the art testability ■ i960® processor compatible RISC core ■ 100 MIPS execution for the i960 - JT-100 processors
|
Original
|
JT-100
16-Kbyte
32-bit
5K/IL1935
i960 sb
80960HD
80960HT
80960JA
80960JD
80960JF
80960JT
80960RN
intel Automotive
JT-100
|
PDF
|
Small Slide Switch
Abstract: 80960 POWER 80960CF 80960HD 80960JD PROCESS CONTROL TIMER BASED TOPICS 87uS "network interface cards"
Text: Implementing ATM Rate-Based Flow Control Algorithms Using an Embeddded Microprocessor Slide #2 Slide #1 Implementing ATM Rate-Based Flow Control Algorithms Using an Embedded Microprocessor O u tlin e • A T M D esig n C h alle ng es • A T M O ve rview • A T M F u n ctio n s P e rfo rm e d b y an
|
Original
|
|
PDF
|