Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    H.261 ENCODER CHIP Search Results

    H.261 ENCODER CHIP Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    GCM188D70E226ME36D Murata Manufacturing Co Ltd Chip Multilayer Ceramic Capacitors for Automotive Visit Murata Manufacturing Co Ltd
    GRM022C71A472KE19L Murata Manufacturing Co Ltd Chip Multilayer Ceramic Capacitors for General Purpose Visit Murata Manufacturing Co Ltd
    GRM033C81A224KE01W Murata Manufacturing Co Ltd Chip Multilayer Ceramic Capacitors for General Purpose Visit Murata Manufacturing Co Ltd
    GRM155D70G475ME15D Murata Manufacturing Co Ltd Chip Multilayer Ceramic Capacitors for General Purpose Visit Murata Manufacturing Co Ltd
    GRM155R61J334KE01D Murata Manufacturing Co Ltd Chip Multilayer Ceramic Capacitors for General Purpose Visit Murata Manufacturing Co Ltd

    H.261 ENCODER CHIP Datasheets Context Search

    Catalog Datasheet Type Document Tags PDF

    Untitled

    Abstract: No abstract text available
    Text: VP2611 JANUARY 1996 ADVANCE INFORMATION DS3478 - 3.0 VP2611 H.261 ENCODER Supersedes version in June 1995 Digital Video & DSP IC Handbook, HB3923-2 FEATURES DESCRIPTION • Fully integrated H261 video encoder ■ Up to full CIF resolution and 30 Hz frame rates


    Original
    VP2611 DS3478 HB3923-2) VP2611 PDF

    VP510

    Abstract: VP520 VP520S DS3487 H261 VP2611 VP2612 VP2614 VP2615 PAL colour coder block diagram
    Text: VP2611 VP2611 H.261 Encoder Supersedes June 1996 edition, DS3487 - 4.0 DS3487 - 4.1 December 1998 FEATURES DESCRIPTION • Fully integrated H261 video encoder ■ Up to full CIF resolution and 30 Hz frame rates ■ Inputs YUV data in 8 x 8 sub block format


    Original
    VP2611 DS3487 VP2611 VP510 VP520 VP520S H261 VP2612 VP2614 VP2615 PAL colour coder block diagram PDF

    Untitled

    Abstract: No abstract text available
    Text: VP2611 VP2611 H.261 Encoder Supersedes June 1996 edition, DS3487 - 4.0 DS3487 - 4.1 December 1998 FEATURES DESCRIPTION • Fully integrated H261 video encoder ■ Up to full CIF resolution and 30 Hz frame rates ■ Inputs YUV data in 8 x 8 sub block format


    Original
    VP2611 DS3487 VP2611 PDF

    DS3487

    Abstract: H261 VP2611 VP2612 VP2614 VP2615 VP510 VP520 VP520S
    Text: VP2611 VP2611 H.261 Encoder Supersedes June 1996 edition, DS3487 - 4.0 DS3487 - 4.1 December 1998 FEATURES DESCRIPTION • Fully integrated H261 video encoder ■ Up to full CIF resolution and 30 Hz frame rates ■ Inputs YUV data in 8 x 8 sub block format


    Original
    VP2611 DS3487 VP2611 H261 VP2612 VP2614 VP2615 VP510 VP520 VP520S PDF

    DS3487

    Abstract: H261 VP2611 VP2612 VP2614 VP2615 VP510 VP520 VP520S
    Text: VP2611 VP2611 H.261 Encoder Supersedes June 1996 edition, DS3487 - 4.0 DS3487 - 4.1 December 1998 FEATURES DESCRIPTION • Fully integrated H261 video encoder ■ Up to full CIF resolution and 30 Hz frame rates ■ Inputs YUV data in 8 x 8 sub block format


    Original
    VP2611 DS3487 VP2611 H261 VP2612 VP2614 VP2615 VP510 VP520 VP520S PDF

    Untitled

    Abstract: No abstract text available
    Text: S i GEC PLESSEY ADVANCE INFORMATION SEMI CONDUCTORS VP2611 H.261 ENCODER Supersedes version in December 1993 Digital Video S DSP 1C Handbook, H83923-1 FEATURES DESCRIPTION • Fully integrated H261 video encoder ■ Up to full CIF resolution and 30 Hz 1rame rates


    OCR Scan
    VP2611 H83923-1) VP2611 CLK54) 002433b PDF

    DS3487

    Abstract: H261 VP2611 VP2612 VP2614 VP2615 VP510 VP520 VP520S 1996 yuv rgb conversion frame buffer
    Text: VP2611 VP2611 H.261 Encoder Supersedes June 1996 edition, DS3487 - 4.0 DS3487 - 4.1 December 1998 FEATURES DESCRIPTION • Fully integrated H261 video encoder ■ Up to full CIF resolution and 30 Hz frame rates ■ Inputs YUV data in 8 x 8 sub block format


    Original
    VP2611 DS3487 VP2611 H261 VP2612 VP2614 VP2615 VP510 VP520 VP520S 1996 yuv rgb conversion frame buffer PDF

    MACROBIOCK

    Abstract: No abstract text available
    Text: MITEL VP2611 _ H.261 Encoder QPvynrnMni inrm o Supersedes June 1996 edition, DS3487 - 4.0 DS3487 - 4.1 December 1998 FEATURES DESCRIPTION • Fully integrated H261 video encoder ■ Up to full CIF resolution and 30 Hz fram e rates ■ Inputs YUV data in 8 x 8 sub block form at


    OCR Scan
    DS3487 VP2611 MACROBIOCK PDF

    Untitled

    Abstract: No abstract text available
    Text: J'îV ’ ' 31 G F C Pi FSSFY JUNE 1993 S l M I C: « N l U C T l) K S PRELIMINARY INFORMATION DS3478 • 1.4 VP 2611 H .261 ENCODER FEATURES DESCRIPTION I Fully integrated H261 video encoder H Up to full CIF resolution and 30 Hz frame rates H Inputs YUV data in 8 x 8 sub block format


    OCR Scan
    DS3478 TheVP2611 PDF

    Untitled

    Abstract: No abstract text available
    Text: VP2611 @ M ITEL H.261 Encoder SE M IC O N D U C T O R Supersedes January 1996 edition, DS3487 - 3.0 DS3487 - 4.0 June 1996 FEATURES DESCRIPTION • Fully integrated H261 video encoder ■ Up to full CIF resolution and 30 Hz frame rates ■ Inputs YUV data in 8 x 8 sub block format


    OCR Scan
    VP2611 DS3487 VP2611 PDF

    Untitled

    Abstract: No abstract text available
    Text: M ITEL VP2611 _ H.261 Encoder SE M IC O N D U C T O R Supersedes January 1996 edition, DS3487 - 3.0 DS3487 - 4.0 June 1996 FEATURES DESCRIPTION • Fully integrated H261 video encoder ■ Up to full CIF resolution and 30 Hz frame rates ■ Inputs YUV data in 8 x 8 sub block format


    OCR Scan
    VP2611 DS3487 VP2611 PDF

    Untitled

    Abstract: No abstract text available
    Text: VP2611 H.261 Encoder S E M IG O tV ID L IO lfO ß Supersedes June 1996 edition, DS3487 - 4.0 DS3487 - 4.1 December 1998 FEATURES DESCRIPTION • Fully integrated H261 video encoder ■ Up to full CIF resolution and 30 Hz fram e rates ■ Inputs YUV data in 8 x 8 sub block form at


    OCR Scan
    VP2611 DS3487 pi115 CLK54) GH128 PDF

    gc132

    Abstract: No abstract text available
    Text: a i GEC PLESSEY SEPTEMBER 1994 PRELIMINARY INFORMATION S E M I C O N D U C T O R S DS3478 - 2.3 VP2611 H.261 ENCODER Supersedes version in December 1993 Digital Video & DSP 1C Handbook, HB3923-1 DESCRIPTION FEATURES Fully integrated H261 video encoder Up to full CIF resolution and 30 Hz frame rates


    OCR Scan
    DS3478 VP2611 HB3923-1) VP510 VP520CIF/QCIF VP2612 VP2614 VP2615 P2611 37bflS22 gc132 PDF

    Untitled

    Abstract: No abstract text available
    Text: LSI LOGIC L64715 Two-Error Correcting BCH Encoder-Decoder Description The L64715 implements the forw ard error co r­ rection, bit filling and synchronization scheme specified in CCITT Consultative Committee on International Telephones and Telegraphs recom m endation H.261. The forw ard error


    OCR Scan
    L64715 L64715 44-Pin PDF

    Untitled

    Abstract: No abstract text available
    Text: LSI LOGIC L64715 Two-Error Correcting BCH Encoder-Decoder Description The L64715 implements the forw ard error co r­ rection, bit filling and synchronization schem e specified in ITU-TSS formerly CCITT recom m endation H.261. The forw ard error correcting code is a 2-error correcting BCH


    OCR Scan
    L64715 511-bit S3D4fi04 44-Pin 53Q4fl04 PDF

    BCH code

    Abstract: No abstract text available
    Text: LSI LOGIC L64715 Two-Error Correcting BCH Encoder-Decoder Description The L64715 implements the forw ard error cor­ rection, bit filling and synchronization schem e specified in IT U -T SS formerly CCITT recom m endation H.261. The forward error correcting code is a 2-error correcting BCH


    OCR Scan
    L64715 44-Pin BCH code PDF

    H.261 encoder chip

    Abstract: No abstract text available
    Text: VPB261 H.261 Evaluation Board Application Note AN146 - 2.1 June 1996 FEATURES EVALUATION BOARD OVERVIEW • Complete evaluation and prototyping system for Mitel Semiconductor H.261 Video Compression/Decompression chipset. RGB format video is input to the board from a source which


    Original
    VPB261 AN146 VP510) VP8708) VP101) H.261 encoder chip PDF

    Untitled

    Abstract: No abstract text available
    Text: HMP8364 h a r r is S E M I C O N D U C T O R Ê Ê Ë W Ë È PRELIMINARY H.261 Video CODEC June 1997 Features Description • Com plete and Fully Com pliant H.261 Codec Including Framing and BCH Error Detect/Correct The Harris H.261 Video Codec is a single-chip, high perfor­


    OCR Scan
    HMP8364 1-800-4-HARRIS PDF

    dwa 108 a

    Abstract: 27mhz remote control IC H261 HMP8112 HMP8364 MD31 dwa 108 Variable Length Decoder VLD
    Text: HMP8364 S E M I C O N D U C T O R PRELIMINARY H.261 Video CODEC June 1997 Features Description • Complete and Fully Compliant H.261 Codec Including Framing and BCH Error Detect/Correct The Harris H.261 Video Codec is a single-chip, high performance integrated circuit that simultaneously encodes and


    Original
    HMP8364 1-800-4-HARRIS dwa 108 a 27mhz remote control IC H261 HMP8112 HMP8364 MD31 dwa 108 Variable Length Decoder VLD PDF

    Untitled

    Abstract: No abstract text available
    Text: HMP8364 S E M IC O N D U C T O R PRELIMINARY H.261 Video CODEC June 1997 Features Description • Complete and Fully Compliant H.261 Codec Including Framing and BCH Error Detect/Correct The Harris H.261 Video Codec is a single-chip, high perfor­ mance integrated circuit that simultaneously encodes and


    OCR Scan
    HMP8364 PDF

    H.261

    Abstract: Video controller TMS320C80 videostream decoders 1995 jpeg codec mean absolute difference TMS320C80 H.261 encoder chip H261
    Text: H.261 Implementation on the TMS320C80 DSP Application Report 1997 Digital Signal Processing Solutions Printed in U.S.A., June 1997 SPRA161 H.261 Implementation on the TMS320C80 DSP Application Report SPRA161 June 1997 Printed on Recycled Paper IMPORTANT NOTICE


    Original
    TMS320C80 SPRA161 H.261 Video controller TMS320C80 videostream decoders 1995 jpeg codec mean absolute difference H.261 encoder chip H261 PDF

    ECHO canceller IC

    Abstract: h221 HMP8112 HMP8112A HMP8156 HMP8201 HMP8320VCS HMP8364
    Text: HMP8320VCS S E M I C O N D U C T O R ADVANCE INFORMATION Video Conference Solution Chip Set June 1997 Features Description • Fully Compliant with ITU-T H.320 The HMP8320VCS Video Conference Solution chip set is fully compliant with the ITU-T H.320 Teleconferencing standard and designed to run with a host processor. The VCS


    Original
    HMP8320VCS HMP8364) HMP8201) HMP8112) HMP8156) 1-800-4-HARRIS ECHO canceller IC h221 HMP8112 HMP8112A HMP8156 HMP8201 HMP8320VCS HMP8364 PDF

    ti 261

    Abstract: PX-64 motion camera h261 TMS320C80 TMS320C82 Video controller TMS320C80 H.261 encoder chip mean absolute difference H.261 decoder chip
    Text: H.261 Implementation on the TMS320C80 DSP Application Report 1997 Digital Signal Processing Solutions Printed in U.S.A., June 1997 SPRA161 H.261 Implementation on the TMS320C80 DSP Application Report SPRA161 June 1997 Printed on Recycled Paper IMPORTANT NOTICE


    Original
    TMS320C80 SPRA161 ti 261 PX-64 motion camera h261 TMS320C82 Video controller TMS320C80 H.261 encoder chip mean absolute difference H.261 decoder chip PDF

    TMS320C80

    Abstract: H.261 encoder chip H261 TMS320C82 mpeg coder audio layer 2 at&t video decoder mpeg
    Text: H.261 Implementation on the TMS320C80 DSP Application Report 1997 Digital Signal Processing Solutions Printed in U.S.A., June 1997 SPRA161 H.261 Implementation on the TMS320C80 DSP Application Report SPRA161 June 1997 Printed on Recycled Paper IMPORTANT NOTICE


    Original
    TMS320C80 SPRA161 H.261 encoder chip H261 TMS320C82 mpeg coder audio layer 2 at&t video decoder mpeg PDF