line maze solving robot
Abstract: wall following robot using 8051 ucn5804 light following robot diagram using microcontroller A683 Transistor DO180 B507E 7805 voltage regulator in dc motor speed control using 8051 robot using microcontroller E50D
Text: Philips Semiconductors Microcontroller Products Application note IEEE Micro Mouse using the 87C751 microcontroller AN443 Author: Tracy Ching DESCRIPTION Micro Mouse is an IEEE contest first proposed by the author of IEEE Spectrum in 1977. It consists of an autonomous robot
|
Original
|
87C751
AN443
03efeh
751MAIN
751acc
line maze solving robot
wall following robot using 8051
ucn5804
light following robot diagram using microcontroller
A683 Transistor
DO180
B507E
7805 voltage regulator in dc motor speed control using 8051
robot using microcontroller
E50D
|
PDF
|
BGA-120P-M01
Abstract: LQFP-100 MB86615 MB86615PBT MB86615PFV D1343
Text: To Top / Lineup / Index FUJITSU SEMICONDUCTOR DATA SHEET DS04-22002-1E ASSP Communication Control IEEE 1394 Bus Controller for DVC MB86615 • DESCRIPTION The MB86615 is 1394 serial bus controller compatible with the IEEE 1394 “FireWire” standard (IEEE Standard
|
Original
|
DS04-22002-1E
MB86615
MB86615
BGA-120P-M01
LQFP-100
MB86615PBT
MB86615PFV
D1343
|
PDF
|
line maze solving robot
Abstract: line following robot diagram 8051 BU 808 DX E50F wall following robot using 8051 mcs51 assembler 5804b Allegro 5804B stepper motor with 8051 8051 based light following robot
Text: Philips Semiconductors Application note IEEE Micro Mouse using the 87C751 microcontroller AN443 Author: Tracy Ching DESCRIPTION HARDWARE DESCRIPTION Micro Mouse is an IEEE contest first proposed by the author of IEEE Spectrum in 1977. It consists of an autonomous robot known as a
|
Original
|
87C751
AN443
03efeh
751MAIN
751acc
line maze solving robot
line following robot diagram 8051
BU 808 DX
E50F
wall following robot using 8051
mcs51 assembler
5804b
Allegro 5804B
stepper motor with 8051
8051 based light following robot
|
PDF
|
RT3PE3000L-1
Abstract: ieee floating point multiplier vhdl leon3 RTAX4000S vhdl code 64 bit FPU IEEE754 vhdl code infinity microprocessor vhdl code of floating point unit leon3 processor vhdl rtax4000
Text: IEEE-STD-754 Floating Point Unit GRFPU / GRFPU-FT CompanionCore Data Sheet GAISLER Features Description • IEEE Std 754 compliant, supporting all rounding modes and exceptions • Operations: fully pipelined add, subtract, multiply, divide, square-root, convert,
|
Original
|
IEEE-STD-754
64-bit
RT3PE3000L-1
ieee floating point multiplier vhdl
leon3
RTAX4000S
vhdl code 64 bit FPU
IEEE754
vhdl code infinity microprocessor
vhdl code of floating point unit
leon3 processor vhdl
rtax4000
|
PDF
|
AP3E3000-2
Abstract: leon3 vhdl code 64 bit FPU SPARC 7 leon3 processor vhdl 4 bit binary multiplier Vhdl code IEEE754 RTAX4000S vhdl code infinity microprocessor ieee floating point multiplier vhdl
Text: IEEE-STD-754 Floating Point Unit GRFPU / GRFPU-FT CompanionCore Data Sheet GAISLER Features Description • IEEE Std 754 compliant, supporting all rounding modes and exceptions • Operations: fully pipelined add, subtract, multiply, divide, square-root, convert,
|
Original
|
IEEE-STD-754
64-bit
AP3E3000-2
leon3
vhdl code 64 bit FPU
SPARC 7
leon3 processor vhdl
4 bit binary multiplier Vhdl code
IEEE754
RTAX4000S
vhdl code infinity microprocessor
ieee floating point multiplier vhdl
|
PDF
|
FLO32
Abstract: FLO24 FPA24 FPD32 AN575 IEEE754 IEEE-754 FPM32 NRM32 integer and floating point numbers
Text: IEEE 754 Compliant Floating-Point Routines AN575 IEEE 754 Compliant Floating-Point Routines Author: Frank Testa INTRODUCTION Using biased exponents permits comparison of exponents through a simple unsigned comparator, and further results in a unique representation of zero given by
|
Original
|
AN575
PIC16/17
FLO32
FLO24
FPA24
FPD32
AN575
IEEE754
IEEE-754
FPM32
NRM32
integer and floating point numbers
|
PDF
|
IEEE-1754
Abstract: leon3 processor vhdl leon3 vhdl model sparc v8 floatingpoint addition vhdl VHDL code for floating point addition processor control unit vhdl code leon3 RTAX2000S RTAX2000S-1
Text: IEEE-STD-754 Floating Point Unit GRFPU Lite / GRFPU-FT Lite CompanionCore Data Sheet GAISLER Features Description • IEEE Std 754 compliant, supporting all rounding modes and exceptions • Operations: add, subtract, multiply, divide, square-root, convert, compare, move, abs,
|
Original
|
IEEE-STD-754
64-bit
IEEE-1754
leon3 processor vhdl
leon3 vhdl model
sparc v8
floatingpoint addition vhdl
VHDL code for floating point addition
processor control unit vhdl code
leon3
RTAX2000S
RTAX2000S-1
|
PDF
|
BGA-120P-M01
Abstract: LQFP-100 MB86615 MB86615PBT MB86615PFV
Text: FUJITSU SEMICONDUCTOR DATA SHEET DS04-22002-1E ASSP Communication Control IEEE 1394 Bus Controller for DVC MB86615 • DESCRIPTION The MB86615 is 1394 serial bus controller compatible with the IEEE 1394 “FireWire” standard (IEEE Standard 1394-1995). One built-in port plus a differential transceiver and comparator are provided to enable formation of
|
Original
|
DS04-22002-1E
MB86615
MB86615
BGA-120P-M01
LQFP-100
MB86615PBT
MB86615PFV
|
PDF
|
F9901
Abstract: BGA-120P-M01 LQFP-100 MB86612 MB86612PBT MB86612PFV FBGA-120
Text: FUJITSU SEMICONDUCTOR DATA SHEET DS04-22001-1E ASSP Communication Control IEEE 1394 Bus Controller for MPEG, DVC MB86612 • DESCRIPTION The MB86612 is 1394 serial bus controller exclusively for MPEG and DVC data transfer, compatible with the IEEE 1394 “FireWire” standard (IEEE Standard 1394-1995). Two built-in ports plus a differential transceiver and
|
Original
|
DS04-22001-1E
MB86612
MB86612
F9901
BGA-120P-M01
LQFP-100
MB86612PBT
MB86612PFV
FBGA-120
|
PDF
|
Untitled
Abstract: No abstract text available
Text: FUJITSU SEMICONDUCTOR DATA SHEET DS04-22001-1E ASSP Communication Control IEEE 1394 Bus Controller for MPEG, DVC MB86612 • DESCRIPTION The MB86612 is 1394 serial bus controller exclusively for MPEG and DVC data transfer, compatible with the IEEE 1394 “FireWire” standard (IEEE Standard 1394-1995). Two built-in ports plus a differential transceiver and
|
Original
|
DS04-22001-1E
MB86612
MB86612
D-63303
F9901
|
PDF
|
TSB-184
Abstract: MSP2384 XFMR 4 TURN HORIZONTAL POWER COUPLING poe dll circuit TPS23750 TPS23754 TPS2376-H tps23751 48V dc poe CAT3 25 Pair cable
Text: PoE Plus – IEEE 802.3at The New Standard for Ethernet Power Martin Patoka 8/10/09 Abstract • The current generation of Power over Ethernet PoE was released in 2005 as IEEE-802.3af, and subsequently as IEEE-802.3-2005 clause 33. – This standard provides for up to 12.95W of usable plug-and-play power at
|
Original
|
IEEE-802
TPS23753
TPS23754
TPS2375/76-H
MSP2384
TPS23841
TPS2384
TPS2383
TSB-184
MSP2384
XFMR 4 TURN HORIZONTAL POWER COUPLING
poe dll circuit
TPS23750
TPS2376-H
tps23751
48V dc poe
CAT3 25 Pair cable
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 7 Alpha 21164 Microprocessor IEEE Floating-Point Conformance The 21164 supports the IEEE floe ting-point operations as defined by the Alpha architecture. Support for a complete implementation of the IEEE Standard for Binary Floating-Point Arithmetic ANSI/IEEE Standard 754 1985 is
|
OCR Scan
|
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 7 IEEE Floating-Point Conformance The 21164 supports the IEEE floating-point operations as defined by the Alpha architecture. Support for a complete implementation of the IEEE Standard fo r Binary Floating-Point Arithmetic ANSI/IEEE Standard 754 1985 is provided by a
|
OCR Scan
|
|
PDF
|
80387 programmers reference manual
Abstract: weitek intel 80486 opcode sheet weitek 1167 82C301 intel 82C301 80386 programmers manual AJT20 WEITEK 3167 protected mode 80486
Text: ABACUS 3167 FLOATING-POINT COPROCESSOR July 1990 1. Features SINGLE-CHIP FLOATING-POINT COPROCESSOR IEEE FORM AT Used with the Intel 80386 Conforms to the IEEE standard format for floating-point arithmetic in both single and double precision ANSI/IEEE Standard 754-1985
|
OCR Scan
|
121-pin
80387 programmers reference manual
weitek
intel 80486 opcode sheet
weitek 1167
82C301
intel 82C301
80386 programmers manual
AJT20
WEITEK 3167
protected mode 80486
|
PDF
|
|
Untitled
Abstract: No abstract text available
Text: ANALOG DEVICES High Speed 64-Bit IEEE Floating-Point Multiplier _ ADSP-3210 1.1 Scope. This specification covers the detail requirements for a CMOS monolithic 32-bit and 64-bit IEEE Standard 754 format floating-point multiplier.
|
OCR Scan
|
64-Bit
ADSP-3210
32-bit
ADSP-3210SG/883B
ADSP-3210TG/883B
ADSP-3210UG/883B
ADI-M-1000:
G-100A.
ADSP-3210
|
PDF
|
ADSP-3210
Abstract: ADSP3210 b 806
Text: ANALOG DEVICES High Speed 64-Bit IEEE Floating-Point Multiplier _ ADSP-3210 1.1 Scope. This specification covers the detail requirements for a CMOS monolithic 32-bit and 64-bit IEEE Standard 754 format floating-point multiplier.
|
OCR Scan
|
64-Bit
ADSP-3210
32-bit
ADSP-3210SG/883B
ADSP-3210TG/883B
ADSP-3210UG/883B
ADI-M-1000:
G-100A.
ADSP3210
b 806
|
PDF
|
DSP-3201
Abstract: No abstract text available
Text: ANALOG DEVICES 32-Bit IEEE Floating-Point Chipset ADSP-3201/ADSP-3202 FEATURES Complete Chipset Implementing Floating-Point Arithmetic Fully Compatible with IEEE Standard 754 Arithmetic Operations on Three Data Formats: 32-Bit Single-Precision Floating Point
|
OCR Scan
|
32-Bit
ADSP-3211
ADSP-3221
240ns
750mW
144-Lead
OOUT31
DSP-3201
|
PDF
|
Untitled
Abstract: No abstract text available
Text: ANALOG DEVICES High Speed 64-Bit IEEE Floating-Point ALU _ ADSP-3220 1.1 Scope. This specification covers the detail requirements for a CMOS monolithic 32-bit and 64-bit IEEE Standard 754 format floating-point arithmetic and logic unit ALU .
|
OCR Scan
|
64-Bit
ADSP-3220
32-bit
ADSP-3220SG/883B
ADSP-3220TG/883B
ADI-M-1000:
G-144A.
|
PDF
|
we32100
Abstract: No abstract text available
Text: WE 32106 Math Acceleration Unit Description The WE 32106 Math Acceleration Unit MAU provides floating-point capability for the WE 32100 Microprocessor and is fully compatible with the IEEE Standard for Binary FloatingPoint Arithmetic (ANSI/IEEE Std. 754-1985). It
|
OCR Scan
|
32-bit)
64-bit)
80-bit)
32-bit
18-MHz
we32100
|
PDF
|
Untitled
Abstract: No abstract text available
Text: AN ALO G D E V IC E S □ IEEE Floating-Point DSP Microprocessor FEATU RES 20 MHz IEEE Floating-Point Processor IEEE 32-Bit Single-Precision and 40-Bit Extended Single-Precision Floating-Point Formats 32-Bit Fixed-Point Formats, Integer and Fractional Separate Program and Data Buses Extended Off-Chip
|
OCR Scan
|
32-Bit
40-Bit
32-Word,
ADSP-21020
|
PDF
|
ADSP-3201
Abstract: ADSP3201
Text: ANALOG DEVICES □ 32-Bit IEEE Floating-Point Chipset ADSP-3201/ADSP-3202 FEA T U R ES Complete Chipset Implementing Floating-Point Arithmetic Fully Compatible with IEEE Standard 754 Arithmetic Operations on Three Data Formats: 32-Bit Single-Precision Floating Point
|
OCR Scan
|
32-Bit
ADSP-3201/ADSP-3202
ADSP-3211
ADSP-3221
240ns
750mW
ADSP-3201
ADSP3201
|
PDF
|
ADSP-3221
Abstract: No abstract text available
Text: ANALOG DEVICES High Speed 64-Bit IEEE Floating-Point ALU ADSP-3221 1.1 Scope. This specification covers the detail requirements for a CMOS monolithic 32-bit and 64-bit IEEE Standard 754 format floating-point arithmetic and logic unit ALU . 1.2 Part Number.
|
OCR Scan
|
64-Bit
ADSP-3221
32-bit
ADSP-3221
SG/883B
ADSP-3221TG/883B
ADI-M-1000:
G-144A.
|
PDF
|
ADSP-3221
Abstract: B0328 ADSP3221
Text: ► ANALOG DEVICES High Speed 64-Bit IEEE Floating-Point ALU ADSP-3221 1.1 Scope. This specification covers the detail requirements for a CMOS monolithic 32-bit and 64-bit IEEE Standard 754 format floating-point arithmetic and logic unit ALU . 1.2 Part Number.
|
OCR Scan
|
64-Bit
ADSP-3221
32-bit
ADSP-3221SG/883B
ADSP-3221TG/883B
ADI-M-1000:
G-144A.
ADSP-3221
B0328
ADSP3221
|
PDF
|
ADSP-3220
Abstract: ADSP3220
Text: ANALOG DEVICES High Speed 64-Bit IEEE Floating-Point ALU ADSP-3220 1-1 Scope. This specification covers the detail requirements for a CMOS monolithic 32-bit and 64-bit IEEE Standard 754 format floating-point arithmetic and logic unit ALU . 1.2 Part Number.
|
OCR Scan
|
64-Bit
ADSP-3220
32-bit
ADSP-3220SG/883B
ADSP-3220TG/883B
ADI-M-1000:
G-144A.
seeMIL-M-38510,
ADSP3220
|
PDF
|