Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    INSTRUCTION OPERAND PORT Search Results

    INSTRUCTION OPERAND PORT Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    FO-62.5LPBMT0-001 Amphenol Cables on Demand Amphenol FO-62.5LPBMT0-001 MT-RJ Connector Loopback Cable: Multimode 62.5/125 Fiber Optic Port Testing .1m Datasheet
    FO-9LPBMTRJ00-001 Amphenol Cables on Demand Amphenol FO-9LPBMTRJ00-001 MT-RJ Connector Loopback Cable: Single-Mode 9/125 Fiber Optic Port Testing .1m Datasheet
    SF-SFP28LPB1W-3DB Amphenol Cables on Demand Amphenol SF-SFP28LPB1W-3DB SFP28 Loopback Adapter Module for SFP28 Port Compliance Testing - 3dB Attenuation & 1W Power Consumption Datasheet
    FO-50LPBMTRJ0-001 Amphenol Cables on Demand Amphenol FO-50LPBMTRJ0-001 MT-RJ Connector Loopback Cable: Multimode 50/125 Fiber Optic Port Testing .1m Datasheet
    SF-SFPPLOOPBK-003.5 Amphenol Cables on Demand Amphenol SF-SFPPLOOPBK-003.5 SFP+ Loopback Adapter Module for SFP+ Port Compliance Testing - 3.5dB Copper/Optical Cable Emulation Datasheet

    INSTRUCTION OPERAND PORT Datasheets Context Search

    Catalog Datasheet Type Document Tags PDF

    d1047

    Abstract: UPD78330 SP-2N2 78p334 Edd 44 PC10 17 BH 15 vp10h d1047sb
    Text: CHAPTER 18 18.1 Operation List 18.1.1 In INSTRUCTION SET Operand identifiers and description the operand field of each instruction, describe the according operands to the description for the operand identifiers of instruction. For details, see the assembler


    OCR Scan     		b427525 b42752S d1047 UPD78330 SP-2N2 78p334 Edd 44 PC10 17 BH 15 vp10h d1047sb PDF

    IEM-922

    Abstract: 2000H-2FFFH EEU-730 2000H-2F7FH
    Text: NEC /iPD75112 A , 75116(A) 9. Instruction Set Identifier (1) Operand identifier and description method re g reg i X, A, B, C, D, E, H, L X, B, C, D, E, H, L In the operand colum n of each instruction, describe the corresponding operand in accordance w ith the de­


    OCR Scan     		RA75X EEU-730) /xPD751xx IEM922) IEM-922 2000H-2FFFH EEU-730 2000H-2F7FH PDF

    Untitled

    Abstract: No abstract text available
    Text: N E C _¿¿PD750104.750106.750108.750104 A . 750106(A). 750108(A) 11. INSTRUCTION SET (1) Operand identifier and its descriptive method The operands are described in the operand column of each instruction according to the descriptive method for the operand form at of the appropriate instructions. (For details, refer to the RA75X A ssem bler Package User's


    OCR Scan     		uPD750104 uPD750106 uPD750108 RA75X EEU-1363) juPD750106 PDF

    MC68881

    Abstract: MC68882 74X00 MC6882 MC68881RC16 SN 4931N M68000 8521 hmos MC68008 MC68020
    Text: General Description Programming Model Operand Data Formats Instruction Set Coprocessor Programming Exception Processing Coprocessor Interface Instruction Executive Timing Functional Signal Descriptions Bus Operation Interfacing Methods Electrical Specifications


    Original     		MC68881/MC68882 1ATX31094-2 MC68881 MC68882 74X00 MC6882 MC68881RC16 SN 4931N M68000 8521 hmos MC68008 MC68020 PDF

    TAG 9109

    Abstract: ande RY 227 powerpc 460 j526 MCEE IC JRC 1086 MPCFPE MPC500 texas instrument Motorola 9151
    Text: POWE M P C 5 0 0 F a m ily RCPU Reference M anual M : MOTOROLA PowerPC' Microcontrollers OVERVIEW REGISTERS OPERAND CONVENTIONS ADDRESSING MODES AND INSTRUCTION SET SUMMARY INSTRUCTION CACHE EXCEPTIONS INSTRUCTION TIMING DEVELOPMENT SUPPORT INSTRUCTION SET


    OCR Scan     		MPC500 TAG 9109 ande RY 227 powerpc 460 j526 MCEE IC JRC 1086 MPCFPE texas instrument Motorola 9151 PDF

    C3174

    Abstract: McKenzie transistor c3174 ADSP2187L ADSP-2187L AD1847 ADSP-2100 ADSP-2181 8K24
    Text: a FEATURES PERFORMANCE 19 ns Instruction Cycle Time @ 3.3 Volts, 52 MIPS Sustained Performance Single-Cycle Instruction Execution Single-Cycle Context Switch 3-Bus Architecture Allows Dual Operand Fetches in Every Instruction Cycle Multifunction Instructions


    Original     		ADSP-2100 Two27) ADSP-2187LKST-160 ADSP-2187LBST-160 ADSP-2187LKST-210 ADSP-2187LBST-210 100-Lead C3174 McKenzie transistor c3174 ADSP2187L ADSP-2187L AD1847 ADSP-2181 8K24 PDF

    AD1847

    Abstract: ADSP2187L ADSP-2187L ADSP-2100 Family EZ-Tools ADSP-2100 ADSP-2181 ADSP-2100 Family Development Tools
    Text: a FEATURES PERFORMANCE 25 ns Instruction Cycle Time @ 3.3 Volts, 40 MIPS Sustained Performance Single-Cycle Instruction Execution Single-Cycle Context Switch 3-Bus Architecture Allows Dual Operand Fetches in Every Instruction Cycle Multifunction Instructions


    Original     		ADSP-2100 ADSP-2187L ADSP2187L AD1847 ADSP-2100 Family EZ-Tools ADSP-2181 ADSP-2100 Family Development Tools PDF

    Untitled

    Abstract: No abstract text available
    Text: ANALOG DEVICES FEATURES PERFORMANCE 30 ns Instruction Cycle Time 33 MIPS Sustained Performance Single-Cycle Instruction Execution Single-Cycle Context Switch 3-Bus Architecture Allows Dual Operand Fetches in Every Instruction Cycle Multifunction Instructions


    OCR Scan     		ADSP-2100 PDF

    Untitled

    Abstract: No abstract text available
    Text: ANALOG DEVICES DSP Microcomputer ADSP-2186 FEATURES PERFORMANCE 30 ns Instruction Cycle Time 33 MIPS Sustained Performance Single-Cycle Instruction Execution Single-Cycle Context Switch 3-Bus Architecture Allows Dual Operand Fetches in Every Instruction Cycle


    OCR Scan     		ADSP-2186 ADSP-2100 100-Lead ST-100 100-Lead ST-100) PDF

    AD1847

    Abstract: ADSP-2100 ADSP-2181 ADSP2185L ADSP-2185L
    Text: a FEATURES PERFORMANCE 19 ns Instruction Cycle Time @ 3.3 Volts, 52 MIPS Sustained Performance Single-Cycle Instruction Execution Single-Cycle Context Switch 3-Bus Architecture Allows Dual Operand Fetches in Every Instruction Cycle Multifunction Instructions


    Original     		ADSP-2100 ADSP-2185LKST-115 ADSP-2185LBST-115 ADSP-2185LKST-133 ADSP-2185LBST-133 ADSP-2185LBST-160 ADSP-2185LKST-210 ADSP-2185LBST-210 100-Lead AD1847 ADSP-2181 ADSP2185L ADSP-2185L PDF

    strain guage

    Abstract: C3189 4 bit barrel shifter circuit for left shift dsp 32 c processor adsp 218x user manual AD1847 ADSP-2100 ADSP-2181 ADSP2185L ADSP-2185L
    Text: a FEATURES PERFORMANCE 19 ns Instruction Cycle Time @ 3.3 Volts, 52 MIPS Sustained Performance Single-Cycle Instruction Execution Single-Cycle Context Switch 3-Bus Architecture Allows Dual Operand Fetches in Every Instruction Cycle Multifunction Instructions


    Original     		ADSP-2100 ADSP-2185LKST-115 ADSP-2185LBST-115 ADSP-2185LKST-133 ADSP-2185LBST-133 ADSP-2185LBST-160 ADSP-2185LKST-210 ADSP-2185LBST-210 100-Lead strain guage C3189 4 bit barrel shifter circuit for left shift dsp 32 c processor adsp 218x user manual AD1847 ADSP-2181 ADSP2185L ADSP-2185L PDF

    ST EZ 728

    Abstract: ADSP-2181 "analog devices" adsp 2181 and application notes "analog devices" adsp 2181 and byte DMA 2 way splitter, circuit diagram ADSP-2181 ez-kit free software adsp-2181kst, ad1847 DESIGN AND IMPLEMENTATION 16-BIT BARREL SHIFTER SRAM-16K AD1847
    Text: a FEATURES PERFORMANCE 30 ns Instruction Cycle Time @ 5.0 Volts 33 MIPS Sustained Performance 34.7 ns Instruction Cycle Time @ 3.3 Volts Single-Cycle Instruction Execution Single-Cycle Context Switch 3-Bus Architecture Allows Dual Operand Fetches in Every Instruction Cycle


    Original     		ADSP-2100 Multipli1KS-115 ADSP-2181BS-115 ADSP-2181KST-133 ADSP-2181BST-133 ADSP-2181KS-133 ADSP-2181BS-133 128-Lead ST EZ 728 ADSP-2181 "analog devices" adsp 2181 and application notes "analog devices" adsp 2181 and byte DMA 2 way splitter, circuit diagram ADSP-2181 ez-kit free software adsp-2181kst, ad1847 DESIGN AND IMPLEMENTATION 16-BIT BARREL SHIFTER SRAM-16K AD1847 PDF

    001C

    Abstract: AD1847 ADSP-2100 ADSP-2181 ADSP-2189M
    Text: a FEATURES PERFORMANCE 13.3 ns Instruction Cycle Time @ 2.5 Volts Internal , 75 MIPS Sustained Performance Single-Cycle Instruction Execution Single-Cycle Context Switch 3-Bus Architecture Allows Dual Operand Fetches in Every Instruction Cycle Multifunction Instructions


    Original     		ADSP-2100 ADSP-2189MKST-300 ADSP-2189MBST-266 100-Lead ST-100 001C AD1847 ADSP-2181 ADSP-2189M PDF

    Untitled

    Abstract: No abstract text available
    Text: ANALOG DEVICES DSP Microcomputer ADSP-2185 FEATURES PERFORMANCE 30 ns Instruction Cycle Time 33 MIPS Sustained Performance Single-Cycle Instruction Execution Single-Cycle Context Switch 3-Bus Architecture Allows Dual Operand Fetches in Every Instruction Cycle


    OCR Scan     		ADSP-2185 ADSP-2100 ST-100) PDF

    CHN 617

    Abstract: block diagram for barrel shifter ADSP-2187L
    Text: BACK a FEATURES PERFORMANCE 25 ns Instruction Cycle Time @ 3.3 Volts, 40 MIPS Sustained Performance Single-Cycle Instruction Execution Single-Cycle Context Switch 3-Bus Architecture Allows Dual Operand Fetches in Every Instruction Cycle Multifunction Instructions


    Original     		ADSP-2100 ADSP-2187L ADSP2187L CHN 617 block diagram for barrel shifter PDF

    Untitled

    Abstract: No abstract text available
    Text: ANALOG DEVICES FEATURES PERFORMANCE 25 ns Instruction Cycle Tim e 40 MIPS Sustained Performance Single-Cycle Instruction Execution Single-Cycle Context Switch 3-Bus Architecture A llow s Dual Operand Fetches in Every Instruction Cycle M ultifunction Instructions


    OCR Scan     		ADSP-2100 100-Lead ST-100) PDF

    2184S

    Abstract: No abstract text available
    Text: ANALOG DEVICES Preliminary Technical Data FEATURES PERFORMANCE 25 ns Instruction Cycle Tim e 40 MIPS Sustained Performance Single-Cycle Instruction Execution Single-Cycle Context Switch 3-Bus Architecture A llow s Dual Operand Fetches in Every Instruction Cycle


    OCR Scan     		ADSP-2100 100-Lead ST-100) P3418 2184S PDF

    ADSP-2184

    Abstract: AD1847 ADSP-2100 ADSP-2181 ADSP2184 emulator el 1600
    Text: a DSP Microcomputer ADSP-2184 Preliminary Technical Data FEATURES PERFORMANCE 25 ns Instruction Cycle Time 40 MIPS Sustained Performance Single-Cycle Instruction Execution Single-Cycle Context Switch 3-Bus Architecture Allows Dual Operand Fetches in Every Instruction Cycle


    Original     		ADSP-2184 16-Bit 100-Lead ST-100) P3418 ADSP-2184 AD1847 ADSP-2100 ADSP-2181 ADSP2184 emulator el 1600 PDF

    Untitled

    Abstract: No abstract text available
    Text: a FEATURES PERFORMANCE 13.3 ns Instruction Cycle Time @ 2.5 Volts Internal , 75 MIPS Sustained Performance Single-Cycle Instruction Execution Single-Cycle Context Switch 3-Bus Architecture Allows Dual Operand Fetches in Every Instruction Cycle Multifunction Instructions


    Original     		ADSP-2100 ADSP-2189MKST-300 ADSP-2189MBST-266 100-Lead ST-100 PDF

    il6c

    Abstract: No abstract text available
    Text: ANALOG DEVICES Preliminary Technical Data FEATURES PERFORMANCE 25 ns Instruction Cycle Tim e 40 MIPS Sustained Performance Single-Cycle Instruction Execution Single-Cycle Context Switch 3-Bus Architecture A llow s Dual Operand Fetches in Every Instruction Cycle


    OCR Scan     		ADSP-2100 ST-100 ADSP-2184LBST 100-Lead ST-100) il6c PDF

    001C

    Abstract: AD1847 ADSP-2100 ADSP-2181 ADSP-2184L
    Text: a DSP Microcomputer ADSP-2184L Preliminary Technical Data FEATURES PERFORMANCE 25 ns Instruction Cycle Time 40 MIPS Sustained Performance Single-Cycle Instruction Execution Single-Cycle Context Switch 3-Bus Architecture Allows Dual Operand Fetches in Every Instruction Cycle


    Original     		ADSP-2184L ADSP-2100 001C AD1847 ADSP-2181 ADSP-2184L PDF

    24M quartz crystal

    Abstract: LXMS 31 009 LXMS 31 011 quartz 24M 1AD4 001C ADSP-2100 ADSP-2181 ADSP-2189M 0x0000-0x1FFF
    Text: ANALOG DEVICES FEATURES PERFORMANCE 13.3 ns Instruction Cycle Tim e @ 2.5 V olts Internal , 75 MIPS Sustained Performance Single-Cycle Instruction Execution Single-Cycle Context Switch 3-Bus Architecture Allow s Dual Operand Fetches in Every Instruction Cycle


    OCR Scan     		ADSP-2189M ADSP-2100 ADSP-2189MKST-300 100-Lead ST-100 ADSP-2189MBST-266 24M quartz crystal LXMS 31 009 LXMS 31 011 quartz 24M 1AD4 001C ADSP-2181 ADSP-2189M 0x0000-0x1FFF PDF

    1AD4

    Abstract: 001C A0-A21 AD1847 ADSP-2100 ADSP-2181 ADSP-2184L
    Text: ANALOG DEVICES FEATURES PERFORMANCE 25 ns Instruction Cycle Tim e 40 MIPS Sustained Performance Single-Cycle Instruction Execution Single-Cycle Context Switch 3-Bus Architecture A llow s Dual Operand Fetches in Every Instruction Cycle M ultifunction Instructions


    OCR Scan     		ADSP-2184L ADSP-2100 100-Lead ST-100) ADSP-2184LBST-160 ST-100 1AD4 001C A0-A21 AD1847 ADSP-2181 ADSP-2184L PDF

    Untitled

    Abstract: No abstract text available
    Text: DSP Microcomputer ADSP-2186M a FEATURES Performance 13.3 ns Instruction Cycle Time @ 2.5 V Internal , 75 MIPS Sustained Performance Single-Cycle Instruction Execution Single-Cycle Context Switch 3-Bus Architecture Allows Dual Operand Fetches in Every Instruction Cycle


    Original     		ADSP-2186M 16-Bit ADSP-2186MKST-300 ADSP-2186MBST-266 ADSP-2186MKCA-300 ADSP-2186MBCA-266 100-Lead 144-Ball PDF