Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    INTERLAKEN HIGIG Search Results

    INTERLAKEN HIGIG Datasheets Context Search

    Catalog Datasheet Type Document Tags PDF

    Untitled

    Abstract: No abstract text available
    Text: 4 Transceiver Configurations in Stratix V Devices 2013.05.06 SV52005 Subscribe Feedback Stratix V devices have a dedicated transceiver physical coding sublayer PCS and physical medium attachment (PMA) circuitry. To implement a protocol, use a PHY IP listed in Table 4-1.


    Original     		SV52005 10GBASE-R 10GBASE-KR PDF

    Untitled

    Abstract: No abstract text available
    Text: Freescale Semiconductor Product Brief Document Number:T4240PB Rev 0, 06/2013 T4240 Product Brief Also supports T4160 Contents 1 Introduction 1 The T4240 QorIQ multicore processor combines 12 dualthreaded e6500 Power Architecture processor cores for a


    Original     		T4240PB T4240 T4160 e6500 PDF

    higig2

    Abstract: SSTL-15 CEI-6G-SR SSTL-18 SDI ASI EP4SGX70 SSTL15 EP4SE230 EP4SE530
    Text: HardCopy IV ASIC family features HC4E6YZ HC4E7YZ ✓ ✓ ✓ ✓ ✓ ✓ 1,517-pin FF ✓ ✓ ✓ ✓ ✓ ✓ ✓ ✓ ✓ ✓ ✓ 780-pin (LF) ✓ 1,152-pin (LF) ✓ ✓ ✓ ✓ ✓ ✓ ✓ ✓ ✓ ✓ ✓ ✓ ✓ ✓ 1 All data is preliminary. 2 WF = wire bond


    Original     		484-pin 780-pin 152-pin 517-pin SG-01006-1 higig2 SSTL-15 CEI-6G-SR SSTL-18 SDI ASI EP4SGX70 SSTL15 EP4SE230 EP4SE530 PDF

    TSMC Flash 40nm

    Abstract: CEI-6G-SR TSMC 40nm EP4SGX230F40 interlaken EP2AGX125F35 CPRI Multi Rate SAS controller chip 110G OTN fpga 10.7
    Text: Full spectrum Simple bridging. Bandwidth-hungry, media-rich applications. Or something in between. No matter the scope, create your designs with the broadest portfolio of FPGAs and ASICs with transceivers. From low cost to the widest range of speeds and densities, you’ll have a full spectrum


    Original     		40-nm GB-01008-1 TSMC Flash 40nm CEI-6G-SR TSMC 40nm EP4SGX230F40 interlaken EP2AGX125F35 CPRI Multi Rate SAS controller chip 110G OTN fpga 10.7 PDF

    BCM88750

    Abstract: BCM56840 BCM5684 BCM88650 BCM88030 BCM56640 bcm5664 10G-PON 40GbE NetLogic
    Text: Broadcom B CM8 86 50 S e ries World Most Dense 100GbE Swi tc h i n g S o lut io n 200G INTEGRATED PACKET PROCESSOR, TRAFFIC MANAGER, AND FABRIC INTERFACE SINGLE-CHIP DEVICE Overview Highlights • Highly scalable, field-proven DUNE architecture Traffic Manager, with deep packet buffers


    Original     		100GbE BCM88650 10GbE, 40GbE, 88650-PB200-R BCM88750 BCM56840 BCM5684 BCM88030 BCM56640 bcm5664 10G-PON 40GbE NetLogic PDF

    GPON block diagram

    Abstract: TSMC 40nm 90 nm hspice CEI-6G-SR CPRI multi rate 10Gcapable 29K212 pcie X1 edge connector sata CIRCUIT diagram 40G-100G
    Text: Innovating With a Full Spectrum of 40-nm FPGAs and ASICs with Transceivers WP-01078-1.4 White Paper Increasing bandwidth requirements for broadband services are driving silicon vendors to use more and more high-speed serial transceivers. Therefore, nextgeneration applications feature a wide range of data rates, from a few Mbps to


    Original     		40-nm WP-01078-1 40-nm GPON block diagram TSMC 40nm 90 nm hspice CEI-6G-SR CPRI multi rate 10Gcapable 29K212 pcie X1 edge connector sata CIRCUIT diagram 40G-100G PDF

    Stratix PCI

    Abstract: higig specification TSMC 40nm SRAM EP4SE820 FBGA 1760 higig EP4SGX70 F1517 ep4se530h40 xaui xgmii ip core altera
    Text: 1. Stratix IV Device Family Overview SIV51001-3.0 Altera Stratix® IV FPGAs deliver a breakthrough level of system bandwidth and power efficiency for high-end applications, allowing you to innovate without compromise. Stratix IV FPGAs are based on the Taiwan Semiconductor


    Original     		SIV51001-3 40-nm 376res" Stratix PCI higig specification TSMC 40nm SRAM EP4SE820 FBGA 1760 higig EP4SGX70 F1517 ep4se530h40 xaui xgmii ip core altera PDF

    EP4SE

    Abstract: FBGA 1760 EP4SGX ordering information 3G-SDI serializer CMOS applications handbook DDR SDRAM HY EP4SE230 EP4SE820 L1 F45 EP4SGX70
    Text: 1. Stratix IV Device Family Overview SIV51001-3.1 Altera Stratix® IV FPGAs deliver a breakthrough level of system bandwidth and power efficiency for high-end applications, allowing you to innovate without compromise. Stratix IV FPGAs are based on the Taiwan Semiconductor


    Original     		SIV51001-3 40-nm EP4SE FBGA 1760 EP4SGX ordering information 3G-SDI serializer CMOS applications handbook DDR SDRAM HY EP4SE230 EP4SE820 L1 F45 EP4SGX70 PDF

    fbga -1932

    Abstract: fb h35 EP4SGX180 EP4SE820 EP4S100G5
    Text: 1. Overview for the Stratix IV Device Family September 2012 SIV51001-3.4 SIV51001-3.4 Altera Stratix® IV FPGAs deliver a breakthrough level of system bandwidth and power efficiency for high-end applications, allowing you to innovate without compromise. Stratix IV FPGAs are based on the Taiwan Semiconductor


    Original     		SIV51001-3 40-nm fbga -1932 fb h35 EP4SGX180 EP4SE820 EP4S100G5 PDF

    EP4S

    Abstract: EP4S40G5H40 higig specification EP4SGX180 EP4SGX70 ep4sgx230f1517 TSMC 40nm interlaken higig fbga -1932
    Text: 1. Overview for the Stratix IV Device Family February 2011 SIV51001-3.2 SIV51001-3.2 Altera Stratix® IV FPGAs deliver a breakthrough level of system bandwidth and power efficiency for high-end applications, allowing you to innovate without compromise. Stratix IV FPGAs are based on the Taiwan Semiconductor


    Original     		SIV51001-3 40-nm EP4S EP4S40G5H40 higig specification EP4SGX180 EP4SGX70 ep4sgx230f1517 TSMC 40nm interlaken higig fbga -1932 PDF

    Untitled

    Abstract: No abstract text available
    Text: 1. Overview for the Stratix IV Device Family June 2011 SIV51001-3.3 SIV51001-3.3 Altera Stratix® IV FPGAs deliver a breakthrough level of system bandwidth and power efficiency for high-end applications, allowing you to innovate without compromise. Stratix IV FPGAs are based on the Taiwan Semiconductor


    Original     		SIV51001-3 40-nm PDF

    higig2

    Abstract: SSTL-15 EP4SGX360F CEI-6G-SR SSTL15 EP4SE230 EP4SE360 EP4SGX290 EP4SGX530N EP4SGX360K
    Text: Stratix IV FPGA family package and I/O selector guide 560 560 560 560 560 736 736 560 2 736 Stratix III FPGAs Balanced logic, memory, DSP 480 2 480 2 1,152-pin 35 x 35 mm 736 736 1,517-pin 40 x 40 mm 864 864 1,760-pin 43 x 43 mm 736 2 736 2 960 960 960 1,104


    Original     		152-pin 517-pin 760-pin OC-3/OC-12/OC-48 SG-01005-1 higig2 SSTL-15 EP4SGX360F CEI-6G-SR SSTL15 EP4SE230 EP4SE360 EP4SGX290 EP4SGX530N EP4SGX360K PDF

    higig2 frame format

    Abstract: tsmc design rule 40-nm higig2 CEI-6G-SR s41 hall effect Transistor hall s41 037 HALL EFFECT S41 124 varactor diode model in ADS card fci Transistor hall s41
    Text: White Paper Altera at 40 nm: Jitter-, Signal Integrity-, Power-, and Process-Optimized Transceivers 1. Introduction 2 2. Trends and Requirements for High-Speed Links 3 2.1 Technology Trends and Challenges 3 2.2 I/O Protocol Standards Supported 4 3. 40-nm Process Node and Transceiver


    Original     		40-nm higig2 frame format tsmc design rule 40-nm higig2 CEI-6G-SR s41 hall effect Transistor hall s41 037 HALL EFFECT S41 124 varactor diode model in ADS card fci Transistor hall s41 PDF

    higig2

    Abstract: interlaken higig pcie gen3 sata gen3 srio repeater 10g passive 10G-EPON CPRI Multi Rate OC192 OC48
    Text: Upcoming Stratix V Device Features July 2010 UF-01002-1.2 This document lists the Stratix V device family features that were not enabled in the Quartus® II software version 10.0. However, these features will be supported in a future release of the Quartus II software.


    Original     		UF-01002-1 higig2 interlaken higig pcie gen3 sata gen3 srio repeater 10g passive 10G-EPON CPRI Multi Rate OC192 OC48 PDF

    5AGX

    Abstract: lpddr2 tutorial EP4CE22F17 solomon 16 pin lcd display 16x2 Altera MAX V CPLD DE2-70 vhdl code for dvb-t 2 fpga based 16 QAM Transmitter for wimax application with quartus altera de2 board sd card AL460A-7-PBF
    Text: Version 11.0 Altera Product Catalog Contents Glossary. 2 Stratix FPGA Series. 3 HardCopy® ASIC Series. 17 Arria® FPGA Series. 21


    Original     		SG-PRDCT-11 5AGX lpddr2 tutorial EP4CE22F17 solomon 16 pin lcd display 16x2 Altera MAX V CPLD DE2-70 vhdl code for dvb-t 2 fpga based 16 QAM Transmitter for wimax application with quartus altera de2 board sd card AL460A-7-PBF PDF

    QSFP

    Abstract: MPLS over optical packet switching OTU1 PDH/SDH stm 4 muxponder ethernet over sdh QSFP 40G transceiver stm 16 muxponder STM-16 Architecture ethernet over pdh
    Text: Optical Transport Networks for 100G Implementation in FPGAs WP-01115-1.1 White Paper Based on announcements from vendors, enterprises and service providers, 100G system deployment is finally gaining real traction in the marketplace. The primary driver for this deployment is the customers’ ceaseless demand for higher bandwidth.


    Original     		WP-01115-1 ieee802 QSFP MPLS over optical packet switching OTU1 PDH/SDH stm 4 muxponder ethernet over sdh QSFP 40G transceiver stm 16 muxponder STM-16 Architecture ethernet over pdh PDF

    SSTL-15 class I

    Abstract: SSTL-15 JESD8 EIA-644 HIV51006-2 SSTL-18 JESD8-6 JESD815 HSTL-12 JESD86
    Text: 6. HardCopy IV Device I/O Features HIV51006-2.1 This chapter documents I/O standards, features, termination schemes, and performance supported in HardCopy IV devices. All HardCopy IV devices have configurable high-performance I/O drivers and receivers supporting a wide range of


    Original     		HIV51006-2 SSTL-15 class I SSTL-15 JESD8 EIA-644 SSTL-18 JESD8-6 JESD815 HSTL-12 JESD86 PDF

    CORE i3 ARCHITECTURE

    Abstract: vhdl code CRC for lte higig specification vhdl code for lvds driver 16 bit Array multiplier code in VERILOG EP2AGX190 xaui xgmii ip core altera CPRI CDR mini-lvds spec LVDS ip
    Text: 1. Overview for the Arria II Device Family July 2012 AIIGX51001-4.4 AIIGX51001-4.4 The Arria II device family is designed specifically for ease-of-use. The cost-optimized, 40-nm device family architecture features a low-power, programmable logic engine and streamlined transceivers and I/Os. Common


    Original     		AIIGX51001-4 40-nm CORE i3 ARCHITECTURE vhdl code CRC for lte higig specification vhdl code for lvds driver 16 bit Array multiplier code in VERILOG EP2AGX190 xaui xgmii ip core altera CPRI CDR mini-lvds spec LVDS ip PDF

    CORE i3 ARCHITECTURE

    Abstract: verilog code for aes encryption higig specification dual lvds vhdl pin configuration of i3 processor vhdl code for ddr3 EP2AGX260 JESD204 Altera Arria V FPGA EP2AGX190
    Text: 1. Overview for the Arria II Device Family December 2010 AIIGX51001-4.0 AIIGX51001-4.0 The Arria II device family is designed specifically for ease-of-use. The cost-optimized, 40-nm device family architecture features a low-power, programmable logic engine and streamlined transceivers and I/Os. Common


    Original     		AIIGX51001-4 40-nm CORE i3 ARCHITECTURE verilog code for aes encryption higig specification dual lvds vhdl pin configuration of i3 processor vhdl code for ddr3 EP2AGX260 JESD204 Altera Arria V FPGA EP2AGX190 PDF

    EP4SGX180

    Abstract: EP4SGX290 EP4SGX360 EP4SGX70 HIV51001-2 ddr3 PCB footprint DDR3 embedded system SCHEMATIC KB920 Altera Stratix II BGA 484 pinout EP4SE230
    Text: 1. HardCopy IV Device Family Overview HIV51001-2.2 This chapter provides an overview of features available in the HardCopy IV device family. More details about these features can be found in their respective chapters. HardCopy IV ASICs are the only 40-nm system-capable ASICs designed with an


    Original     		HIV51001-2 40-nm EP4SGX180 EP4SGX290 EP4SGX360 EP4SGX70 ddr3 PCB footprint DDR3 embedded system SCHEMATIC KB920 Altera Stratix II BGA 484 pinout EP4SE230 PDF

    DVB smart card rs232 iris

    Abstract: fpga based 16 QAM Transmitter for wimax application with quartus fpga based 16 QAM Transmitter for wimax application EP4SGX230F1517 vhdl code for lte turbo decoder sodimm ddr3 connector PCB footprint starfabric eQFP 144 footprint higig2 SFP altera
    Text: Version 7.2 Altera Product Catalog Contents Glossary. 2 Stratix FPGA series. .3 HardCopy® ASIC series. 11 Arria® FPGA series. 15


    Original     		PDF

    LF1152

    Abstract: EP4SE360 ep4sgx180 EP4SGX290 EP4SGX360 EP4SGX70 HIV51001-2 EP4SE530H35 "Stratix IV" Package layout footprint HC4GX35
    Text: Section I. Device Core This section provides a complete overview of all features relating to the HardCopy IV device family. HardCopy IV devices are Altera’s latest generation of low-cost, high-performance, low power ASICs with pin-outs, densities, and


    Original     		PDF

    DIN 5463

    Abstract: ep4sgx230f1517 floating point FAS coding using vhdl GPON block diagram verilog code for floating point adder EP4SGX70 F1517 aes 256 verilog code for 128 bit AES encryption
    Text: Section I. Device Core This section provides a complete overview of all features relating to the Stratix IV device family, which is the most architecturally advanced, high-performance, low-power FPGA in the market place. This section includes the following chapters:


    Original     		PDF

    resistor bank

    Abstract: JESD8-15 TI 7C mini-lvds source driver EIA-644 SSTL-15 SSTL-18
    Text: 6. I/O Features in Stratix IV Devices SIV51006-3.1 This chapter describes how Stratix IV devices provide I/O capabilities that allow you to work in compliance with current and emerging I/O standards and requirements. With these device features, you can reduce board design interface costs and increase


    Original     		SIV51006-3 resistor bank JESD8-15 TI 7C mini-lvds source driver EIA-644 SSTL-15 SSTL-18 PDF