stag system 3000
Abstract: LATTICE plsi 3000 Lattice PLSI
Text: Lattice pDS Software Introduction Features • pLSI and ispLSI Development System — Supports pLSI and ispLS11000,2000 and 3000 Families • Design Entry with Easy-to-Use Windows Environment — ABEL-Like Boolean Equation Entry — Logic Macro Entry with over 275 "TTL-Like"
|
OCR Scan
|
ispLS11000
pDS1101-STD/PC1
pDS1101-3UP/PC1
pDS1101-ULT/PC1
pDS1101M-STD/PC1
pDS1101M-ULT/PC1
pDS3302-PC1
pDS1102-PC1
stag system 3000
LATTICE plsi 3000
Lattice PLSI
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Lattice T'Aie Lattice ispLSI and pLSI 2000 Family ï i I Corporation Features_ J Introduction to ispLSI and pLSI 2000 Family ispLSI and pLSI 2000 Family □ 154 M Hz System Perform ance □ 5.5 ns Pin-to-Pin Delay □ High Density 1,000-6,000 PLD Gates
|
OCR Scan
|
160-Pin
0212-80Bisp/2128
00413A
2128-100LM
2128-80LM
|
PDF
|
ispLS11016
Abstract: isplsi1048
Text: •■•i a ftirp ÍÉ ií— Introduction to ispLSI 1000/E Families Introduction ispLSI Technology Lattice Semiconductor’s ispLSI Families are high density and high performance E2CMOS programmable logic devices. They provide design engineers with a superior
|
OCR Scan
|
1000/E
ispLS11000
1000E
ispLSI1048
1016/E
44-Pin
ispLS11016
isplsi1048
|
PDF
|
ORP 12
Abstract: ispLSI1000
Text: Lattice " ! Corporation 1000 and 1000E Family Architectural Description input, registered input, latched input, output or bidirec tional I/O pin with 3-state control. Additionally, all outputs are polarity selectable, active high or active low. The signal levels are TTL compatible voltages and the output
|
OCR Scan
|
1000E
t20ptxor)
1032E-100
ORP 12
ispLSI1000
|
PDF
|