TOSHIBA el suffix
Abstract: jedec MS-012-AC EIA and EIAJ standards jedec EIAJ EIAJ standards FS 20.00 p SOL20 package SOL16-P SOL16 package
Text: Toshiba LOGIC Part Number Package Types/Suffix Guide Standard Package Type Pin Count JEDEC JEDEC JEDEC EIAJ Type II EIAJ Type I EIAJ Type II EIAJ Type I JEDEC PDIP SOIC 150 mil SOIC 300 mil SOP 200 mil SSOP SSOP TSSOP TSSOP 14,16,20 14,16 20 14,16,20 14,16,20
|
Original
|
PDF
|
SOL14-P-150
SOL16-P-150
SOL20-P-300
OP14-P-300
300EIAJ
SSOP14-P-225
SSOP16-P-225B
SSOP20-P-225A
SSOP24-P-300A
EIAJ-TE2412
TOSHIBA el suffix
jedec MS-012-AC
EIA and EIAJ standards
jedec
EIAJ
EIAJ standards
FS 20.00 p
SOL20 package
SOL16-P
SOL16 package
|
18013
Abstract: No abstract text available
Text: SOIC-to-JEDEC TO Adapter FEATURES • 8-position SOIC footprint on the top and a circular, 8-pin JEDEC TO male pin footprint on the bottom. IC now available only in 8-position SOIC packages, can be readily mounted on boards having JEDEC TO thru-hole footprints without having to
|
Original
|
PDF
|
C36000,
B16/B16M
B579-73
SAE-AMS-QQ-N-290
18013
|
SMD Packages
Abstract: No abstract text available
Text: IPC/JEDEC J-STD-033A July 2002 Supersedes IPC/JEDEC J-STD-033 April 1999 JOINT INDUSTRY STANDARD Handling, Packing, Shipping and Use of Moisture/Reflow Sensitive Surface Mount Devices NOTICE JEDEC standards and publications contain material that has been prepared, reviewed, and approved through the JEDEC Board of
|
Original
|
PDF
|
J-STD-033A
J-STD-033
SMD Packages
|
1109814
Abstract: No abstract text available
Text: SOIC-to-JEDEC TO Adapter FEATURES • 8-position SOIC footprint on the top and a circular, 8-pin JEDEC TO male pin footprint on the bottom. IC now available only in 8-position SOIC packages, can be readily mounted on boards having JEDEC TO thru-hole footprints without having to
|
Original
|
PDF
|
C36000,
B16/B16M
B579-73
SAE-AMS-QQ-N-290
1109814
|
FP-80B
Abstract: FP80B HD61602
Text: Package Information FP-80A Code EIAJ JEDEC FP-80A — — Code EIAJ JEDEC FP-80B — — HD61602 Applicable LSI FP-80B HD64646, HD44780U Applicable LSI 26
|
Original
|
PDF
|
FP-80A
FP-80A
HD61602
FP-80B
FP-80B
HD64646,
HD44780U
FP80B
|
HD66710
Abstract: No abstract text available
Text: Package Information FP-100A Code EIAJ JEDEC FP-100A — — Code EIAJ JEDEC FP-100B — — HD66840F, HD66841F, HD66710 Applicable LSI FP-100B HD66100F Applicable LSI 28
|
Original
|
PDF
|
FP-100A
FP-100A
HD66840F,
HD66841F,
HD66710
FP-100B
FP-100B
HD66100F
|
tfp100
Abstract: TFP-100 hd61202 HD61203 HD66850F HD61202-hd61203
Text: Package Information TFP-100 Code EIAJ JEDEC TFP-100 — — HD66204, HD66205, HD61202, HD61203 Applicable LSI FP-136 Code EIAJ JEDEC FP-136 — — HD66850F Applicable LSI 29
|
Original
|
PDF
|
TFP-100
TFP-100
HD66204,
HD66205,
HD61202,
HD61203
FP-136
FP-136
HD66850F
tfp100
hd61202
HD61202-hd61203
|
JESD-21C
Abstract: JESD21-C JESD8-15
Text: JEDEC STANDARD Standard for Definition of ‘CU877 PLL Clock Driver for Registered DDR2 DIMM Applications JESD82-8 JULY 2003 JEDEC SOLID STATE TECHNOLOGY ASSOCIATION NOTICE JEDEC standards and publications contain material that has been prepared, reviewed, and
|
Original
|
PDF
|
CU877
JESD82-8
2200pF
2506036017Y0
JESD65,
JESD8-15,
JESD21-C,
JESD-21C
JESD21-C
JESD8-15
|
Untitled
Abstract: No abstract text available
Text: JEDEC JESD204A data converter interface Technical analysis Rev. 2.1 — 14 October 2011 White paper Document information Info Content Keywords JEDEC JESD204A, High-speed data converters Abstract This report describes the technical details of JEDEC JESD204A interface
|
Original
|
PDF
|
JESD204A
JESD204A,
|
A2ND
Abstract: No abstract text available
Text: JEDEC STANDARD Marking, Symbols, and Labels for Identification of Lead Pb Free Assemblies, Components, and Devices JESD97 MAY 2004 JEDEC SOLID STATE TECHNOLOGY ASSOCIATION NOTICE JEDEC standards and publications contain material that has been prepared, reviewed, and
|
Original
|
PDF
|
JESD97
A2ND
|
JESD204
Abstract: GSM transmitter receiver spartan hdmi JESD204A 4bit serializer abstract
Text: R_10002 Technical analysis of the JEDEC JESD204A data converter interface Rev. 01 — 12 April 2010 Document information Info Content Keywords JEDEC JESD204A, High-speed data converters Abstract Report R_10002 NXP Semiconductors Technical analysis of the JEDEC JESD204A data converter interface
|
Original
|
PDF
|
JESD204A
JESD204A,
10gal
JESD204
GSM transmitter receiver
spartan hdmi
4bit serializer abstract
|
JEDEC J-STD-020C
Abstract: JESD47 Reliability Test Methods for Packaged Devices Infineon moisture sensitive package JESD-47 JESD22-A120 AMD reflow soldering profile BGA J-STD-035 semiconductors cross reference ipc-sm-786A
Text: IPC/JEDEC J-STD-020C July 2004 Supersedes IPC/JEDEC J-STD-020B July 2002 JOINT INDUSTRY STANDARD Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices Notice IPC and JEDEC Standards and Publications are designed to serve the public
|
Original
|
PDF
|
J-STD-020C
J-STD-020B
1-580987-46-X
JEDEC J-STD-020C
JESD47
Reliability Test Methods for Packaged Devices
Infineon moisture sensitive package
JESD-47
JESD22-A120
AMD reflow soldering profile BGA
J-STD-035
semiconductors cross reference
ipc-sm-786A
|
Reflow
Abstract: JEDEC J-STD-020d.1 JEP-140 JEP140 J-STD-035 JESD22-B112 JEDEC J-STD-020d JESD47 JESD22-B108 IPC-020d-5-1
Text: IPC/JEDEC J-STD-020D.1 March 2008 Supersedes IPC/JEDEC J-STD-020D August 2007 JOINT INDUSTRY STANDARD Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices Notice IPC and JEDEC Standards and Publications are designed to serve the public
|
Original
|
PDF
|
J-STD-020D
J-STD-020D
Reflow
JEDEC J-STD-020d.1
JEP-140
JEP140
J-STD-035
JESD22-B112
JEDEC J-STD-020d
JESD47
JESD22-B108
IPC-020d-5-1
|
Untitled
Abstract: No abstract text available
Text: RoHs/WEEE-Compliant SOIC-to-JEDEC TO Adapter FEATURES • Pb-Free RoHs/WEEE-compliant • 8-position SOIC footprint on the top and a circular, 8-pin JEDEC TO can male pin footprint on the bottom. ICs now available only in 8-position SOIC packages can be readily mounted on boards having JEDEC TO thru-hole footprints without having to
|
Original
|
PDF
|
IS410
101A/26
C36000,
B16/B16M
MIL-G-45204
AMS-QQ-N-290
1109814-RC
18013RC
|
|
HD44780U
Abstract: HD61100A HD61200 HD61103A HD61100 HD66100F TFP-80 80 CODE
Text: Package Information TFP-80 Code EIAJ JEDEC TFP-80 — — Code EIAJ JEDEC FP-100 — — HD44780U Applicable LSI FP-100 Applicable LSI HD61100A, HD61102, HD61103A, HD66204, HD66205, HD61200, HD61202, HD61203, HD66100F 27
|
Original
|
PDF
|
TFP-80
TFP-80
HD44780U
FP-100
FP-100
HD61100A,
HD61102,
HD61103A,
HD66204,
HD66205,
HD61100A
HD61200
HD61103A
HD61100
HD66100F
80 CODE
|
HD61605
Abstract: HD63645 HD44102 FP-80 FP-60A 80 CODE
Text: Package Information FP-60A Code EIAJ JEDEC FP-60A SC-582-F — Code EIAJ JEDEC FP-80 — — HD44100R Applicable LSI FP-80 Applicable LSI HD61602, HD61603, HD61604, HD61605, HD63645, HD64645, HD44102 25
|
Original
|
PDF
|
FP-60A
FP-60A
SC-582-F
HD44100R
FP-80
FP-80
HD61602,
HD61603,
HD61604,
HD61605,
HD61605
HD63645
HD44102
80 CODE
|
AS4C32M16D2
Abstract: No abstract text available
Text: AS4C32M16D2 512M 32M x 16 bit DDRII Synchronous DRAM (SDRAM) Confidential Advanced (Rev. 1.1, Feb. /2013) Features Overview • JEDEC Standard Compliant JEDEC standard 1.8V I/O (SSTL_18-compatible) Power supplies: VDD & VDDQ = +1.8V 0.1V Supports JEDEC clock jitter specification
|
Original
|
PDF
|
AS4C32M16D2
18-compatible)
lat19
AS4C32M16D2
|
Untitled
Abstract: No abstract text available
Text: AS4C32M16D2 512M 32M x 16 bit DDRII Synchronous DRAM (SDRAM) Confidential Advanced (Rev. 1.1, Feb. /2013) Features Overview • JEDEC Standard Compliant JEDEC standard 1.8V I/O (SSTL_18-compatible) Power supplies: VDD & VDDQ = +1.8V 0.1V Supports JEDEC clock jitter specification
|
Original
|
PDF
|
AS4C32M16D2
18-compatible)
lat19
|
IN4001
Abstract: OM7602ST 1N4002 2N5640 LM117 MPS2222 MPS2907 OM7602NT OM803
Text: OM7602ST ISOLATED HERMETIC TO-257AA ADJUSTABLE VOLTAGE REGULATOR Three Terminal, Adjustable Voltage, 1.5 Amp Precision Positive Regulator In Hermetic JEDEC TO-257AA Package FEATURES • • • • • • • Isolated Hermetic Package, JEDEC TO-257AA Outline
|
Original
|
PDF
|
OM7602ST
O-257AA
O-257AA
OM803
LM117
O-220
IN4001
IN4001
OM7602ST
1N4002
2N5640
LM117
MPS2222
MPS2907
OM7602NT
OM803
|
Untitled
Abstract: No abstract text available
Text: PACKAGE soie DIAGRAM OUTLINES PACKAGE DIAGRAM OUTLINES SOIC C o n t i n u e d REVISIONS DWG § NOM N MAX T E S 0 18- -1 DWG § JEDEC VARIATION □ AA MIN DWG § S016- JEDEC VARIATION □ AB MIN NOM MAX S020- 2 JEDEC VARIATION T E NOM MAX T E S024- 2 NOM
|
OCR Scan
|
PDF
|
S016N
M0-059,
-330T
|
1N4536
Abstract: 1N3604 1N4606 1N3605 RLS4152 1n4533
Text: ¥•4 1N 1N Series K /D iodes Series *-r-y * - K Switching Diodes • JEDEC JSfêpp/JEDEC Standards • W f i "yfälSl/Dimensions Unit : mm JEDEC M ftä J H T , t& u sk<T) 1N v U - X ' f e S i i L t t « ? '< r m î < 1N Series conforming to JEDEC Standards are also available so that
|
OCR Scan
|
PDF
|
DO-35
100mA
200mA
250mA
1N4531
1N4532
1N4533
1N4534
1N4536
1N3604
1N4606
1N3605
RLS4152
|
LM137
Abstract: A42C
Text: OM76Q3ST ISOLATED HERMETICTO-257AA ADJUSTABLE VOLTAGE REGULATOR Three Terminal, Adjustable Voltage, 1.5 Amp Precision Negative Regulator In Hermetic JEDEC TO-257AA Package FEATURES • • • • • • • Isolated Hermetic Package, JEDEC TO-257AA Outline
|
OCR Scan
|
PDF
|
OM76Q3ST
HERMETICTO-257AA
O-257AA
LM137
T0-220
BT073
LM137
A42C
|
soic 16 Jedec package outline
Abstract: ad 406 MS-013 jedec Package do S0242 2764-3
Text: PACKAGE soie DIAGRAM O U T L IN E S PACKAGE DIAGRAM O U T L IN E S SOIC C o n ti n u e d REVISIONS DWG § NOM N MAX T E S 0 18- -1 DWG § JEDEC VARIATION □ AA MIN DWG § S016- JEDEC VARIATION □ AB MIN NOM MAX S020- 2 JEDEC VARIATION T E NOM MAX T E
|
OCR Scan
|
PDF
|
S016-1
S018-1
S020-2
S024-2
S028-2
MS-013,
PSC-4G07
soic 16 Jedec package outline
ad 406
MS-013
jedec Package do
S0242
2764-3
|
ansi y14.5m-1982 decimal
Abstract: CD 4039 AE ansi y14.5m-1982 decimal .xxxx SSC 9500 MAA 723 pj 299 IC 4033 pin configuration IC CD 4033 pin configuration IC CD 4033 pin diagram tsop 48 PIN
Text: PACKAGE s o ie DIAGRAM O U T L IN E S PACKAGE SOIC DIAGRAM O U T L IN E S C o n tin u ed REVISIONS DWG § NOM N MAX T E S 0 18- -1 DWG § JEDEC VARIATION □ AA MIN DWG § S016- JEDEC VARIATION □ AB MIN NOM MAX S020- 2 JEDEC VARIATION T E NOM MAX T E
|
OCR Scan
|
PDF
|
s016-1
s018-1
s020-2
s024-2
s028-2
MO-153,
PSC-4056
ansi y14.5m-1982 decimal
CD 4039 AE
ansi y14.5m-1982 decimal .xxxx
SSC 9500
MAA 723
pj 299
IC 4033 pin configuration
IC CD 4033 pin configuration
IC CD 4033 pin diagram
tsop 48 PIN
|