Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    LATCH 74374 Search Results

    LATCH 74374 Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    TCKE800NL Toshiba Electronic Devices & Storage Corporation eFuse IC (electronic Fuse), 4.4 to 18 V, 5.0 A, Latch, WSON10B Visit Toshiba Electronic Devices & Storage Corporation
    TCKE812NL Toshiba Electronic Devices & Storage Corporation eFuse IC (electronic Fuse), 4.4 to 18 V, 5.0 A, Latch, Fixed Over Voltage Clamp, WSON10B Visit Toshiba Electronic Devices & Storage Corporation
    TCKE712BNL Toshiba Electronic Devices & Storage Corporation eFuse IC (electronic Fuse), 4.4 to 13.2 V, 3.65 A, Latch, Adjustable Over Voltage Protection, WSON10 Visit Toshiba Electronic Devices & Storage Corporation
    TCTH022AE Toshiba Electronic Devices & Storage Corporation Over Temperature Detection IC / VDD=1.7~5.5V / IPTCO=10μA / IDD=11.3μA / Push-pull type / FLAG signal latch function Visit Toshiba Electronic Devices & Storage Corporation
    TCTH022BE Toshiba Electronic Devices & Storage Corporation Over Temperature Detection IC / VDD=1.7~5.5V / IPTCO=10μA / IDD=11.3μA / Open-drain type / FLAG signal latch function Visit Toshiba Electronic Devices & Storage Corporation

    LATCH 74374 Datasheets Context Search

    Catalog Datasheet MFG & Type Document Tags PDF

    74573

    Abstract: 74574 7486 XOR GATE 7486 full adder latch 74574 7408, 7404, 7486, 7432 7490 Decade Counter 74373 cmos dual s-r latch 2 bit magnitude comparator using 2 xor gates design a BCD counter using j-k flipflop
    Text: Semiconductor Logic Device Cross-Reference Here is a comprehensive cross-reference of TTL and CMOS chips that are readily available over the counter from such places as Maplin Electronics in the UK . Tables of both TTL and CMOS devices are provided along with tables grouping chips with the same functionality together.


    Original
    PDF

    74171

    Abstract: 7478 J-K Flip-Flop 7478 jk 74594 7400 series logic ICs shift register by using D flip-flop 7474 7498 4 bit 74395 74822 74278
    Text: QAN1 Registers and Latches in the pASIC Architecture INTRODUCTION Quicklogic’s pASICTM 1 Family of high-performance FPGAs allows logic function speeds of over 100 MHz. The prime objective of the QuickLogic pASIC 1 Family logic cell is to maximize in-system device speed, while


    Original
    QL8X12B, 16-bit QL8X12 1000-gate 74171 7478 J-K Flip-Flop 7478 jk 74594 7400 series logic ICs shift register by using D flip-flop 7474 7498 4 bit 74395 74822 74278 PDF

    7483 4-bits parallel adder

    Abstract: ttl 74147 ttl 7442 ttl 7483 enc8to3 priority encoder 16 to 4 74148 TTL 74138 TTL 74139 CNT4BUDA ENC10TO4
    Text: VANTIS Soft Macro Reference Manual Basic Function Macros 1999 Vantis Application Center 1 TABLE OF CONTENTS Macro Name CNT4BUDA CNT4BUL CNT4DUDA CNT4DUL COMP4MAG COMP8EQ DEC2TO4 DEC3TO8 DEC4T10 DEC4T10N DEC4TO16 DFF8AR ENC10TO4 ENC8TO3 FADD1C FADD2C FADD4C


    Original
    DEC4T10 DEC4T10N DEC4TO16 ENC10TO4 MUX16TO1 MUX4R21 7483 4-bits parallel adder ttl 74147 ttl 7442 ttl 7483 enc8to3 priority encoder 16 to 4 74148 TTL 74138 TTL 74139 CNT4BUDA ENC10TO4 PDF

    7474 D flip-flop

    Abstract: vhdl code for 74154 4-to-16 decoder 7478 J-K Flip-Flop vhdl code for 74194 74138 full subtractor 3-8 decoder 74138 shift register by using D flip-flop 7474 full subtractor circuit using xor and nand gates vhdl code for 8-bit BCD adder 74823 FULL ADDER
    Text: Chapter 3 - Macro Library Reference Chapter 3: The Macro Library The QuickLogic Macro Library contains over 500 macros and macro building blocks. While these macros offer a wide range of functions and flexibility, they fall into familiar functional groups. The naming conventions employed in the library are easy


    Original
    PDF

    full subtractor circuit using xor and nand gates

    Abstract: 74138 full subtractor 3-input-XOR 74138 decoder 7474 D flip-flop vhdl code for 8-bit BCD adder data sheet 74139 vhdl code for 8 bit ODD parity generator 74171 74594
    Text: Chapter 10 - Macro Library Reference Chapter 10: The Macro Library The QuickLogic Macro Library contains over 475 macros and macro building blocks. While these macros offer a wide range of functions and flexibility, they fall into familiar functional groups. The naming conventions employed in the library are easy


    Original
    PDF

    74LS324

    Abstract: 7400 TTL 74LS327 7402, 7404, 7408, 7432, 7400 80C96 74251 multiplexer 74C923 equivalent Flip-Flop 7473 74LS324 equivalent 74C08 equivalent
    Text: N T E ELECTRONICS INC 17E H ^3125=1 G0G513S Q B - o S V. ! - TRANSISTOR-TRANSISTOR LOGIC INCLUDES SERIES 74C CMOS NTE TYPE NO. •DESCRIPTION . 7214 7400 74C00 74H00 74LS00 74S00 3-State Sel/Mlpx Quad 2-Input Pos Quad 2-Input Pos Quad 2-Input Pos Quad 2-Input Pos


    OCR Scan
    G0G513S 74C00 74H00 74LS00 74S00 74H01 74LS01 74C02 74LS02 74S02 74LS324 7400 TTL 74LS327 7402, 7404, 7408, 7432, 7400 80C96 74251 multiplexer 74C923 equivalent Flip-Flop 7473 74LS324 equivalent 74C08 equivalent PDF

    asynchronous 4bit up down counter using jk flip flop

    Abstract: counter 74168 Multiplexer 74152 3-8 decoder 74138 synchronous counter using 4 flip flip 74183 alu 7444 series Excess-3-gray code to Decimal decoder MH 74151 counter 74169 74169 SYNCHRONOUS 4-BIT BINARY COUNTER
    Text: • GENERAL DESCRIPTION T h e M S M 7 0 V 0 0 0 series is the gate array LSI based on the m aster slice m e th o d using the high p erfo rm an ce silicon gate 1.5 m ic ro n H C M O S process w ith th e d u a l-la y e r m etal structure. T his series has th e features to easily realize fu n c tio n s o f th e s c h m itt trigger, c ry s ta l/


    OCR Scan
    MSM70V000 MSM70V000, asynchronous 4bit up down counter using jk flip flop counter 74168 Multiplexer 74152 3-8 decoder 74138 synchronous counter using 4 flip flip 74183 alu 7444 series Excess-3-gray code to Decimal decoder MH 74151 counter 74169 74169 SYNCHRONOUS 4-BIT BINARY COUNTER PDF

    counter 74168

    Abstract: 3-8 decoder 74138 counter 74169 Multiplexer 74152 74183 adder 74381 alu 74169 binary counter 74151 8 by 1 Multiplexer flip flop 74379 74175 flip flops
    Text: • GENERAL DESCRIPTION T h e M S M 7 0 V 0 0 0 series is the gate array LSI based on the m aster slice m e th o d using the high p erfo rm an ce silicon gate 1.5 m ic ro n H C M O S process w ith th e d u a l-la y e r m etal structure. T h is series has th e features to easily realize fu n c tio n s o f th e s c h m itt trigger, c ry s ta l/


    OCR Scan
    MSM70V000 MSM70V000, counter 74168 3-8 decoder 74138 counter 74169 Multiplexer 74152 74183 adder 74381 alu 74169 binary counter 74151 8 by 1 Multiplexer flip flop 74379 74175 flip flops PDF

    function of latch ic 74373

    Abstract: full adder using ic 74138 pins and their function in ic 74163 encoder IC 74147 74373 cmos dual s-r latch sn 74373 74373 latch ic 74541 buffer MSM7000 MSM70000
    Text: • GENERAL DESCRIPTION The M S M 7 0 0 0 0 series is the gate array L S I based on the master slice method using the high performance silicon gate H C M O S process with the dual-layer metal structure. This series has the features to easily realize functions-of the schm itt trigger, crystal/


    OCR Scan
    MSM70000 MSIW71000 MSM74000] function of latch ic 74373 full adder using ic 74138 pins and their function in ic 74163 encoder IC 74147 74373 cmos dual s-r latch sn 74373 74373 latch ic 74541 buffer MSM7000 PDF

    8254 intel microprocessor block diagram

    Abstract: 74374 latch 74374 74374 register decode counter 74393 7474 counter circuit diagram Multiplexer circuit 7474 diagram ADC 74374 layout diagram of microprocessor ADSP-2100
    Text: r « ANALOG U DEVICES AN-292 APPLICATION NOTE ONE TECHNOLOGY WAY • P.O. BOX 9106 • NORWOOD, MASSACHUSETTS 02062-9106 • 617/329-4700 Interfacing the AD7572A to High-Speed DSP Processors by John Reidy The AD7572A is a com plete 12-bit CMOS analog-to-digital


    OCR Scan
    AN-292 AD7572A 12-bit 7572AXX03) 7572AXX10) 16-bit D15-D4) 8254 intel microprocessor block diagram 74374 latch 74374 74374 register decode counter 74393 7474 counter circuit diagram Multiplexer circuit 7474 diagram ADC 74374 layout diagram of microprocessor ADSP-2100 PDF

    t44a

    Abstract: 82358 29022 A 2232 intel localbus 386 386TM A82385 SES N 2405 386sx
    Text: 82385SX HIGH P E R F O R M A N C E C A C H E C O N T R O L L E R Im proves 386 sx System Perform ance — Reduces Average CPU W ait States to Nearly Zero — Zero W ait State Read Hit — Zero W ait State Posted M em ory W rites — A llow s O ther M asters to Access the


    OCR Scan
    82385SX 386TM Intel386TM SA1-SA23 t44a 82358 29022 A 2232 intel localbus 386 A82385 SES N 2405 386sx PDF

    386SX

    Abstract: 82385SX t23b 82358 82385 t44a 387SX SA9C a82385 intel 386 SX LP
    Text: in te i 82385SX HIGH PERFORMANCE CACHE CONTROLLER Im proves 386 SX System Perform ance — Reduces A verage CPU W ait States to Nearly Zero — Zero W ait State Read Hit — Zero W ait State Posted Mem ory W rites — Allows O ther Masters to Access the


    OCR Scan
    82385SX Intel386â Non-Cacheable85SX SA1-SA23 386SX t23b 82358 82385 t44a 387SX SA9C a82385 intel 386 SX LP PDF

    82385

    Abstract: a82385 intel 82385 82380 INTEGRATED SYSTEM PERIPHERAL 386DX T44A 82380 386DXsystem INTEL 386DX PQFP dimension intel
    Text: in tei 82385 HIGH PERFORMANCE 32-BIT CACHE CONTROLLER Im proves 386 DX System Perform ance — Reduces A verage CPU W ait States to Nearly Zero — Zero W ait State Read Hit — Zero W ait State Posted M em ory Writes — Allows O ther Masters to Access the


    OCR Scan
    32-BIT 387tm SA2-SA31 82385 a82385 intel 82385 82380 INTEGRATED SYSTEM PERIPHERAL 386DX T44A 82380 386DXsystem INTEL 386DX PQFP dimension intel PDF

    priority encoder 74148

    Abstract: priority encoder 74147 shift register 7495 msm7200 MSM7000 alu 74381 msm7500 MSM72000 74150 demultiplexer multiplexers 74 LS 150
    Text: • G EN ER A L DESCRIPTION T h e M S M 7 0 0 0 0 series is the gate array L S I based on the master siice m ethod using the high perform ance silicon gate H C M O S process w ith the dual-layer metal structure. T h is series has the features to easily realize fu n c tio n s-o f the sch m itt trigger, crystal/


    OCR Scan
    MSM70000 MSM71000, MSM72000, MSM71000 MSM74000] MSM75000] priority encoder 74148 priority encoder 74147 shift register 7495 msm7200 MSM7000 alu 74381 msm7500 MSM72000 74150 demultiplexer multiplexers 74 LS 150 PDF

    74139 for bcd to excess 3 code

    Abstract: design a bcd counter using jk flip flop ttl 74118 priority encoder 74148 jk flip flop to d flip flop conversion alu 74381 74541 buffer design excess 3 counter using 74161 two 3 to 8 decoders 74138 7444 series Excess-3-gray code to Decimal decoder
    Text: • G E N E R A L D ESCRIPTIO N T h e M S M 7 0 H 0 0 0 series is the gate array L S I based on the m aster slice m ethod using the high perfo rm an ce silico n gate 2 m icro n H C M O S process w ith the d u al-layer m etal s tru ctu re . T h is series has the featu res to ea sily realize fu n c tio n s o f the sch m itt trig ger, c ry s ta l/


    OCR Scan
    MSM70H000 MSM70H000, 74139 for bcd to excess 3 code design a bcd counter using jk flip flop ttl 74118 priority encoder 74148 jk flip flop to d flip flop conversion alu 74381 74541 buffer design excess 3 counter using 74161 two 3 to 8 decoders 74138 7444 series Excess-3-gray code to Decimal decoder PDF

    A82385

    Abstract: No abstract text available
    Text: 82385 HIGH PERFORMANCE 32-BIT CACHE CONTROLLER • Improves 386 DX System Performance — Reduces Average CPU Wait States to Nearly Zero — Zero Wait State Read Hit — Zero Wait State Posted Memory Writes — Allows Other Masters to Access the System Bus More Readily


    OCR Scan
    32-BIT A82385 PDF

    AMD K6

    Abstract: 74147 decimal to binary encoder
    Text: a Preliminary Am3020/3030/3042/3064/3090 Advanced Micro Devices Am3000 Series Family of Programmable Gate Arrays DISTINCTIVE CHARACTERISTICS • Second generation user-programmable gate array ■ Flexible array architecture ■ High performance - 50 ,7 0 ,1 0 0 MHz commercial products


    OCR Scan
    Am3020/3030/3042/3064/3090 Am3000 AMD K6 74147 decimal to binary encoder PDF

    744040

    Abstract: 744017 Scx6206 sn 74373 latch 74574 744020 Flip-Flop 7471 74292 74299 universal shift register SCX6218
    Text: July 1985 Jim Semiconductor SCX microCMOS Gate Array Family Application Guide TABLE OF CONTENTS General Description . 2 2.0 Product F eatures. 2.0.1 Enhanced Product Features.


    OCR Scan
    AA32096 744040 744017 Scx6206 sn 74373 latch 74574 744020 Flip-Flop 7471 74292 74299 universal shift register SCX6218 PDF

    74194 ring counter

    Abstract: grid tie inverter schematic diagram 74299 universal shift register CI 74241 DN 74352 grid tie inverter schematics 7483 parallel adder pin diagram multiplexor 74153 multiplexor 74151 grid tie inverters circuit diagrams
    Text: H Preliminary Am3020/3030/3042/3064/3090 Advanced Micro Devices Am3000 Series Family of Programmable Gate Arrays DISTINCTIVE CHARACTERISTICS • Second generation user-programmable gate array ■ Flexible array architecture ■ High performance - 50, 70,100 MHz commercial products


    OCR Scan
    Am3020/3030/3042/3064/3090 Am3000 74194 ring counter grid tie inverter schematic diagram 74299 universal shift register CI 74241 DN 74352 grid tie inverter schematics 7483 parallel adder pin diagram multiplexor 74153 multiplexor 74151 grid tie inverters circuit diagrams PDF

    JRC 45600

    Abstract: YD 803 SGS 45600 JRC TDA 7277 TDA 5072 krp power source sps 6360 2904 JRC Sony SHA T90 SA philips HFE 4541
    Text: I SEMICON INDEXES Contents and Introduction Manufacturers' Information V O LU M E 3 INTERNATIONAL INTEGRATED CIRCUITS INDEX 15th EDITION 1997 Numerical Listing of Integrated Circuits Substitution Guide U D C 621.382.3 Diagram s THE S E M IC O N INTERNATIONAL INDEXES


    OCR Scan
    ZOP033 ZOP035 ZOP036 ZOP037 ZOP038 ZOP039 ZOP045 ZOP042 ZOP041 ZOP043 JRC 45600 YD 803 SGS 45600 JRC TDA 7277 TDA 5072 krp power source sps 6360 2904 JRC Sony SHA T90 SA philips HFE 4541 PDF

    16CUDSLR

    Abstract: 7474 D flip flop free alu 74382 counter schematic diagram 74161 sn 74373 pin diagram of ic 74190 ALU IC 74381 HFJV1 MUX 74151 IC 74373 truth table
    Text: PLDS-MAX & PLS-MAX M MAX+PLUS Program mable Logic Developm ent System & Software M Data Sheet September 1991, ver. 1 □ □ □ □ □ □ □ □ □ S o ftw a re su p p o rt for M A X 5000 M u ltip le A rray M atriX E PL D s H ierarch ical d esig n entry m eth o d s for b oth g rap h ic and text d esig n s


    OCR Scan
    7400-series 486-b 16CUDSLR 7474 D flip flop free alu 74382 counter schematic diagram 74161 sn 74373 pin diagram of ic 74190 ALU IC 74381 HFJV1 MUX 74151 IC 74373 truth table PDF

    744040

    Abstract: scx6206 74589 744020 Flip-Flop 7471 744017 744017 counter sn 74373 scx6218 74395
    Text: July 1985 SCX m icroC M O S G ate A rray Fam ily A pplication G uide TABLE OF CONTENTS 1.0 General Description . 2 2.0 Product Features. 2 Enhanced Product Features. . 2


    OCR Scan
    AA32096 744040 scx6206 74589 744020 Flip-Flop 7471 744017 744017 counter sn 74373 scx6218 74395 PDF

    8254 intel microprocessor block diagram

    Abstract: 74374 74393 ADSP-2100 timer 8254 circuit AD7572A AN-292 TMS32020 74374 register 7474 counter circuit diagram
    Text: AN-292 APPLICATION NOTE ANALOG DEVICES ► ONE TECHNOLOGY WAY • P.O. BOX 9106 • NORWOOD, MASSACHUSETTS 02062-9106 • 617/329-4700 Interfacing the AD7572A to High-Speed DSP Processors by John Reidy The AD7572A is a complete 12-bit CMOS analog-to-digital


    OCR Scan
    AN-292 AD7572A 12-bit 7572AXX03) 10fis 7572AXX10) 16-bit 8254 intel microprocessor block diagram 74374 74393 ADSP-2100 timer 8254 circuit AN-292 TMS32020 74374 register 7474 counter circuit diagram PDF

    74138n

    Abstract: buffer 74374 74373 cmos dual s-r latch of IC 74191 G701
    Text: • GENERAL DESCRIPTION T h e M S M 7 0 H 0 0 0 series is the gate array LSI based on the m aster slice m e th o d using the high p erfo rm a n c e silicon gate 2 m ic ro n H C M O S process w ith th e d u a l-la y e r m etal structure. T h is series has th e features to easily realize fu n c tio n s o f th e s c h m itt trigger, c ry s ta l/


    OCR Scan
    PDF