master-slave 8051
Abstract: LF30CV SST25VF010 SST25VF020 F2051 FLASHFLEX51 memory chip microcontroller schematic
Text: FlashFlex51 Microcontroller Single Master, Multi-Slave Serial Peripheral Interface Application Note June 2003 FlashFlex51 MCU: Single Master, Multi-Slave Serial Peripheral Interface 1.0 INTRODUCTION 2.0 HARDWARE The SPI protocol is a widely accepted and easily used
|
Original
|
FlashFlex51
0000h
S72051-01-000
master-slave 8051
LF30CV
SST25VF010
SST25VF020
F2051
memory chip
microcontroller schematic
|
PDF
|
SST89x5xxRDX
Abstract: master-slave 8051 SN74LVC4245A SST25VF010 LF30CV stmicroelectronics superflash SST25VF020 F2051
Text: FlashFlex Microcontroller Single Master, Multi-Slave Serial Peripheral Interface Application Note August 2008 FlashFlex MCU: Single Master, Multi-Slave Serial Peripheral Interface 1.0 INTRODUCTION 2.0 HARDWARE The SPI protocol is a widely accepted and easily used
|
Original
|
0000h
S72051-03-000
SST89x5xxRDX
master-slave 8051
SN74LVC4245A
SST25VF010
LF30CV
stmicroelectronics superflash
SST25VF020
F2051
|
PDF
|
atmel 8051 datasheet
Abstract: 8051 40 pin datasheet 8051 spi eeprom Atmel 8051 Microcontrollers 80C51 T89C51RB2 T89C51RC2
Text: Errata • During UART Reception, Clearing REN may Generate Unexpected IT • Internal Resistor on Reset Pin • SPI Interface - SPIi SS Pin Limitation on Master/Slave • SPI – SPI Slave Responding in a Multislave Configuration when not Selected by the Master and
|
Original
|
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Active Errata List • • • • During UART Reception, Clearing REN May Generate Unexpected IT SPI Interface - Transmission on Master Mode SPI Interface - SPI SS pin Limitation on Master/Slave SPI - SPI Slave Responding in a Multislave Configuration When Not Selected by the
|
Original
|
AT83C51IC2/T80C51ID2
|
PDF
|
AT80C51ID2
Abstract: spi slave atmel 8051 datasheet 80C51 AT80C51RD2 AT83C51RB2 AT83C51RC2 Atmel AT80 AT83C51IC2
Text: Active Errata List • • • • During UART Reception, Clearing REN May Generate Unexpected IT SPI Interface - Transmission on Master Mode SPI Interface - SPI SS pin Limitation on Master/Slave SPI - SPI Slave Responding in a Multislave Configuration When Not Selected by the
|
Original
|
AT83C51IC2/T80C51ID2
4242B
AT80C51ID2
spi slave
atmel 8051 datasheet
80C51
AT80C51RD2
AT83C51RB2
AT83C51RC2
Atmel AT80
AT83C51IC2
|
PDF
|
80C51
Abstract: T89C51RB2 T89C51RC2
Text: Active Errata List • • • • • • • • • • During UART Reception, Clearing REN May Generate Unexpected IT Internal Resistor on Reset Pin SPI – SPI SS Pin Limitation on Master/Slave SPI – SPI Slave Responding in a Multislave Configuration When Not Selected by the
|
Original
|
T89C51RB2
T89C51RC2
80C51
4100B
T89C51RB2
T89C51RC2
|
PDF
|
EEPROM 25xxx
Abstract: 25XX256 AN1198 2924 NXP P89LPC952 interfacing 8051 with eeprom c source code 25XXX 8051 interfacing with eeprom DS01198A-page MCB950
Text: AN1198 Interfacing 8051 MCUs with SPI Serial EEPROMs Author: Alexandru Valeanu Microchip Technology Inc. INTRODUCTION The 25XXX series serial EEPROMs from Microchip Technology support a half-duplex protocol that functions on a master-slave paradigm that is ideally
|
Original
|
AN1198
25XXX
DS01198A-page
EEPROM 25xxx
25XX256
AN1198
2924 NXP
P89LPC952
interfacing 8051 with eeprom c source code
8051 interfacing with eeprom
MCB950
|
PDF
|
Untitled
Abstract: No abstract text available
Text: AN128 S OFTWARE SPI E XAMPLES FOR THE C8051F30 X F A M I L Y Introduction be skipped by the crossbar. Figure 1 shows the connections between the SPI master C8051F30x and This application note is a collection of routines that SPI slave devices. can be used to implement a master-mode SPI
|
Original
|
AN128
C8051F30
C8051F30x)
examC8051F30x
|
PDF
|
P89LPC952
Abstract: NXP Semiconductor Communication 25XXX AN1193 MCB950 PIC32 master-slave 8051 Keil uVision using pic microcontroller
Text: AN1193 Using C to Interface 8051 MCUs with SPI Serial EEPROMs Author: Alexandru Valeanu Microchip Technology Inc. INTRODUCTION The 25XXX series serial EEPROMs from Microchip Technology support a half-duplex protocol that functions on a master-slave paradigm that is ideally
|
Original
|
AN1193
25XXX
DS01193A-page
P89LPC952
NXP Semiconductor Communication
AN1193
MCB950
PIC32
master-slave 8051
Keil uVision using pic microcontroller
|
PDF
|
EEPROM 25xxx
Abstract: 25xxx MCB950 AN1197 P89LPC952 PIC32 PIC Assembly Programming to read 8 bit data 25XX256
Text: AN1197 Using a Hardware Module to Interface 8051 MCUs with SPI Serial EEPROMs Author: Alexandru Valeanu Microchip Technology Inc. INTRODUCTION The 25XXX series serial EEPROMs from Microchip Technology support a half-duplex protocol that functions on a master-slave paradigm that is ideally
|
Original
|
AN1197
25XXX
DS01197A-page
EEPROM 25xxx
MCB950
AN1197
P89LPC952
PIC32
PIC Assembly Programming to read 8 bit data
25XX256
|
PDF
|
PicoPower
Abstract: N82077 DS1287 8038 ic pin diagram for fm DP8477 IRDA2 PC87570 MC146818 PC87550 ETS-910
Text: N ADVANCE INFORMATION January 1997 PC87560 — PCI System I/O 1.0 General Description • Legacy 8237 DMA Controller - Seven 8237 compatible channels supported - Distributed DMA Master and Slave modes - 2 Double-Word Buffers for PCI Bus transfers - DMA Channel routing for Plug and Play
|
Original
|
PC87560
DP8477,
N82077
0000h
PicoPower
N82077
DS1287
8038 ic pin diagram for fm
DP8477
IRDA2
PC87570
MC146818
PC87550
ETS-910
|
PDF
|
ic1110-f128lq
Abstract: multi format card reader 80SM 80T32
Text: IC1110-F128LQ USB Flash Card Reader Controller 1. − FEATURES − High speed 8-bit micro-controller with 4 system clocks Master/Slave IIC and UART/RS-232 interface for external device communication. per machine cycle − − Instruction-set compatible with MCS-51
|
Original
|
IC1110-F128LQ
UART/RS-232
MCS-51
32K-byte
ic1110-f128lq
multi format card reader
80SM
80T32
|
PDF
|
3S100E-5
Abstract: 8051 THROUGH I2C PROTOCOL ahb to i2c design implementation 89C51IC2 "programmable clock" i2c texas ahb to i2c testbench of a transmitter in verilog
Text: I2C-HS Master/Slave Bus Controller Core The I2C-HS core implements a serial interface that meets the Philips I2C Bus specification version 2.1. It is compliant with the PVCI Peripheral Virtual Component Interface standard which is an open standard for SoC On-Chip Bus.
|
Original
|
|
PDF
|
verilog code for i2c
Abstract: ahb to i2c verilog code verilog code for I2C MASTER verilog code for I2C MASTER slave i2c master verilog code atmel 8051 i2c sample code ahb to i2c design implementation 8051 I2C PROTOCOL 89C51IC2 verilog code for amba ahb master
Text: I2C-HS Master/Slave Bus Controller Core The I2C-HS core implements a serial interface that meets the Philips I2C Bus specification version 2.1. It is compliant with the PVCI Peripheral Virtual Component Interface standard which is an open standard for SoC On-Chip Bus.
|
Original
|
|
PDF
|
|
|
BLED112
Abstract: No abstract text available
Text: BLED112 Bluetooth Smart USB Dongle 9/16/2013 1 Table of Contents • Key Features • Benefits • BLED112 Overview • Certifications 9/16/2013 2 • Bluetooth v.4.0, single mode compliant – Supports master and slave modes – Up to 8 connections •
|
Original
|
BLED112
-93dBm
EN300328
EMC330489
BLED112:
ARIB-STD-66
|
PDF
|
89C51IC2
Abstract: philips 8051 i2c xilinx 8051
Text: The I2C Bus uses two wires to transfer information between devices connected to the bus: SCL serial clock line and SDA (serial data line) I2C-HS Compliant to version 2.1 of the Master/Slave Bus Controller Core I2C Bus standard PVCI standard compliant (OCB 2
|
Original
|
|
PDF
|
C8051F53xA
Abstract: K2757 F530A sil 161 c8051f520a-im
Text: C8051F52x/F52xA/F53x/F53xA 8/4/2 kB ISP Flash MCU Family Analog Peripherals - 12-Bit ADC - 512 byte sectors - 256 bytes internal data RAM Digital Peripherals - 16/6 port I/O; push-pull or open-drain, 5 V tolerant - Hardware SPI , and UART serial port - LIN 2.1 Controller Master and Slave capable ; no
|
Original
|
C8051F52x/F52xA/F53x/F53xA
12-Bit
16-bit
C8051F53xA
K2757
F530A
sil 161
c8051f520a-im
|
PDF
|
C8051F50x
Abstract: 2151-s F530A
Text: C8051F52x/F52xA/F53x/F53xA 8/4/2 kB ISP Flash MCU Family Analog Peripherals - 12-Bit ADC - 512 byte sectors - 256 bytes internal data RAM Digital Peripherals - 16/6 port I/O; push-pull or open-drain, 5 V tolerant - Hardware SPI , and UART serial port - Hardware LIN both master and slave, compatible
|
Original
|
C8051F52x/F52xA/F53x/F53xA
12-Bit
16-bit
C8051F50x
2151-s
F530A
|
PDF
|
WT6561TF
Abstract: USB AD converter touchpad controller xbox midi keyboard 8052 keyboard application 8052CPU xbox controller xbox joystick
Text: WT6561TF General Description WT6561TF is a micro-controller based Full Speed USB device with hub. It contains a Turbo 8052 CPU, 16K-byte Flash ROM, 512-byte SRAM, 12 channels of 12-bit AD converter, 4 Programmable PWM outputs, Master/slave I2C Interface, It is suitable for the combination of USB peripheral functions, such as XBOX game pad/joystick, USB game
|
OCR Scan
|
WT6561TF
WT6561TF
512-byte
12-bit
640ms
16-bii
USB AD converter
touchpad controller
xbox
midi keyboard
8052 keyboard application
8052CPU
xbox controller
xbox joystick
|
PDF
|
xbox joystick
Abstract: WT6561T "USB" peripheral xbox one
Text: WT6561T General Description WT6561T is a micro-controller based Full Speed USB device with hub. It contains a Turbo 8052 CPU, 16K-byte Mask ROM, 512-byte SRAM, 12 channels of 12-bit AD converter, 4 Programmable PWM outputs, Master/slave I2C interface. It is suitable for the combination of USB peripheral functions, such as XBOX game pad/joystick, USB game controller,
|
OCR Scan
|
WT6561T
WT6561T
16K-byte
12-bit
64Drns
16-bit
xbox joystick
"USB" peripheral
xbox one
|
PDF
|
atmel 8051 and SPI in C
Abstract: atmel 8051 datasheet 8051 assembler 8051 circuit and architecture 8051 example programs 8051 examples 8051 spi atmel 8051 Atmel 8051 Microcontrollers interrupt twi 8051
Text: SPI Program Examples 1. Introduction This Application Note provides to customers C and Assembler program examples for SPI. 8051 Microcontrollers These examples are developped for the different configuration modes of this feature. 1.1 References • Application Note
|
Original
|
|
PDF
|
P56E
Abstract: hf6 56 HSYNC, VSYNC counter ad2e Hsync Vsync convert HIIC2 AD3E
Text: MTV412M Rev 0.9 MYSON-CENTURY TECHNOLOGY 8051 Embedded Monitor Controller 128K Flash Type with ISP FEATURES • • • • • • • • • • • • • • 8051 core, 12MHz operating frequency with double CPU clock option 0.35um process; 3.3V/5V power supply; 5V I/O tolerant
|
Original
|
MTV412M
12MHz
1024-byte
128K-byte
44-pin)
42-pin)
494mm
868mm
256mm
70TYP.
P56E
hf6 56
HSYNC, VSYNC counter
ad2e
Hsync Vsync convert
HIIC2
AD3E
|
PDF
|
p5038
Abstract: 0746H
Text: MTV212M64i 8051 Embedded Monitor Controller Flash Type with ISP FEATURES • • • • • • • • • • • • • 8051 core, 12MHz operating frequency. 1024-byte RAM; 64K-byte program Flash-ROM support In System Programming ISP . Maximum 14 channels of 5V open-drain PWM DAC.
|
Original
|
MTV212M64i
12MHz
1024-byte
64K-byte
494mm
868mm
256mm
70TYP.
p5038
0746H
|
PDF
|
ad2e
Abstract: MTV212A32 MTV212A32U MTV212A48U MTV212A64U PDIP40 PLCC44 SDIP42 MTV212 MTV212A16
Text: MYSON TECHNOLOGY MTV212A32 Rev. 1.2 8051 Embedded Monitor Controller Mask ROM Type FEATURES • • • • • • • • • • • • • 8051 core, 12MHz operating frequency. 512-byte RAM, 32K-byte program Mask-ROM. Maximum 14 channels of 5V open-drain PWM DAC.
|
Original
|
MTV212A32
12MHz
512-byte
32K-byte
494mm
868mm
254mm
256mm
70TYP.
ad2e
MTV212A32
MTV212A32U
MTV212A48U
MTV212A64U
PDIP40
PLCC44
SDIP42
MTV212
MTV212A16
|
PDF
|
