Untitled
Abstract: No abstract text available
Text: ZLAN-150 MVTX280x Memory Interface Application Note Contents April 2005 1.0 Overview 2.0 Introduction 3.0 Memory Interfaces 3.1 SBRAM Interface Signals 3.2 ZBT-SBRAM Interface Signals 3.3 Bootstrap Settings 3.4 Acceptable SBRAM Memory 3.5 Acceptable ZBT-SRAM Memory
|
Original
|
ZLAN-150
MVTX280x
|
PDF
|
CYPRESS CROSS REFERENCE dual port sram
Abstract: EP1S60
Text: Section II. Memory This section provides information on the TriMatrix Embedded Memory blocks internal to Stratix devices and the supported external memory interfaces. It contains the following chapters: • Chapter 2, TriMatrix Embedded Memory Blocks in
|
Original
|
Hz/400
CYPRESS CROSS REFERENCE dual port sram
EP1S60
|
PDF
|
DDR2 sdram pcb layout guidelines
Abstract: CII51008-2 CII51009-3 CY7C1313V18 EP2C20 EP2C35 EP2C50 SSTL-18 fed board 512 812 CQ 817
Text: Section III. Memory This section provides information on embedded memory blocks in Cyclone II devices and the supported external memory interfaces. This section includes the following chapters: Revision History Altera Corporation • Chapter 8, Cyclone II Memory Blocks
|
Original
|
CII51008-2
DDR2 sdram pcb layout guidelines
CII51009-3
CY7C1313V18
EP2C20
EP2C35
EP2C50
SSTL-18
fed board 512 812
CQ 817
|
PDF
|
CQ 817
Abstract: DDR2 sdram pcb layout guidelines CII51008-2 CII51009-3 CY7C1313V18 EP2C20 EP2C35 EP2C50 SSTL-18
Text: Section III. Memory This section provides information on embedded memory blocks in Cyclone II devices and the supported external memory interfaces. This section includes the following chapters: Revision History Altera Corporation • Chapter 8, Cyclone II Memory Blocks
|
Original
|
CII51008-2
CQ 817
DDR2 sdram pcb layout guidelines
CII51009-3
CY7C1313V18
EP2C20
EP2C35
EP2C50
SSTL-18
|
PDF
|
MT41J64M16LA
Abstract: EDE1116ACBG_8E_E mt41j64m16la-187e mt41j64m16la_187e micron ddr3 XAPP496 Spartan-6 FPGA Memory Controller User Guide mcb circuit diagram mcb design mig ddr
Text: Application Note: Spartan-6 Family Creating Wider Memory Interfaces Using Multiple Spartan-6 FPGA Memory Controller Blocks XAPP496 v1.0 June 3, 2010 Author: Derek Curd Summary The Memory Controller Block (MCB) is a dedicated embedded multi-port memory controller
|
Original
|
XAPP496
16-bit
16-bits
MT41J64M16LA
EDE1116ACBG_8E_E
mt41j64m16la-187e
mt41j64m16la_187e
micron ddr3
XAPP496
Spartan-6 FPGA Memory Controller User Guide
mcb circuit diagram
mcb design
mig ddr
|
PDF
|
EP1S60
Abstract: No abstract text available
Text: Section III. Memory This section provides information about the supported external memory interfaces and the TriMatrix memory structure in Stratix GX and Stratix devices. This section includes the following chapters: Revision History • Chapter 14, TriMatrix Embedded Memory Blocks in
|
Original
|
Hz/400
EP1S60
|
PDF
|
ahb fsm
Abstract: ahb slave fsm AMBA AHB memory controller AMBA DMAC DMA with AHB dma controller
Text: Features • Up to Four AHB Master Interfaces • Up to Eight Channels • Software and Hardware Handshaking Interfaces – Up to Sixteen Hardware Handshaking Interfaces • Memory/Non-Memory Peripherals to Memory/Non-Memory Peripherals Transfer • Single-block DMA Transfer
|
Original
|
32-bit
6140AS
04-Nov-05
ahb fsm
ahb slave fsm
AMBA AHB memory controller
AMBA DMAC
DMA with AHB
dma controller
|
PDF
|
EP4CE6 eqfp
Abstract: 148-PIN EP4CE115 EP4CE10 EP4CGX30 Memory Interfaces altera cyclone 3 144pin eqfp EP4CE22 EP4CGX110
Text: 7. External Memory Interfaces in Cyclone IV Devices CYIV-51007-2.0 This chapter describes the memory interface pin support and the external memory interface features of Cyclone IV devices. In addition to an abundant supply of on-chip memory, Cyclone IV devices can easily
|
Original
|
CYIV-51007-2
EP4CE6 eqfp
148-PIN
EP4CE115
EP4CE10
EP4CGX30
Memory Interfaces
altera cyclone 3
144pin eqfp
EP4CE22
EP4CGX110
|
PDF
|
8237AP
Abstract: No abstract text available
Text: 101512A January 25, 2001 CN8237 Application Note: Local Memory Interface Design Details Figure 1 is a simplified drawing of the SAR’s Local Memory interface. This applies to both the RSM and SEG coprocessor’s Local Memory interfaces. The memory used is flow-through ZBT
|
Original
|
01512A
CN8237
KM718V847T-8)
8237AP
|
PDF
|
EP2AGX65
Abstract: EP2AGX45 EP2AGX260 EP2AGX190 EP2AGX125 358PIN EP2AGX45 ubga 780-Pin
Text: 7. External Memory Interfaces in Arria II GX Devices AIIGX51007-3.0 This chapter describes the hardware features in Arria II GX devices that facilitate high-speed memory interfacing for the double data rate DDR memory standard including delay-locked loops (DLLs). Memory interfaces also use I/O features such as
|
Original
|
AIIGX51007-3
EP2AGX65
EP2AGX45
EP2AGX260
EP2AGX190
EP2AGX125
358PIN
EP2AGX45 ubga
780-Pin
|
PDF
|
CQ 419
Abstract: EP2S15 EP2S180 EP2S30 EP2S60 EP2S90
Text: Section II. Memory This section provides information on the TriMatrix embedded memory blocks internal to Stratix II devices and the supported external memory interfaces. This section contains the following chapters: Revision History Altera Corporation
|
Original
|
|
PDF
|
AGX52006-1
Abstract: AGX52007-1
Text: Section III. Memory This section provides information on the TriMatrix embedded memory blocks internal to Arria™ GX devices and the supported external memory interfaces. This section contains the following chapters: Revision History Altera Corporation
|
Original
|
|
PDF
|
ddr2 ram
Abstract: simple block diagram for digital clock AGX52006-1 AGX52007-1
Text: Section III. Memory This section provides information on the TriMatrix embedded memory blocks internal to Arria™ GX devices and the supported external memory interfaces. This section contains the following chapters: Revision History Altera Corporation
|
Original
|
|
PDF
|
Untitled
Abstract: No abstract text available
Text: NSBMC096 NSBMC096 Burst Memory Controller Literature Number: SNOS687A NSBMC096-16 -25 -33 Burst Memory Controller General Description Features Y Y Interfaces directly to the i960 CA Integrated Page Cache Management Manages Page Mode Dynamic Memory devices
|
Original
|
NSBMC096
NSBMC096
SNOS687A
NSBMC096-16
V96BMC
|
PDF
|
|
|
CQ 419
Abstract: EP2S15 EP2S180 EP2S30 EP2S60 EP2S90
Text: Section II. Memory This section provides information on the TriMatrix embedded memory blocks internal to Stratix II devices and the supported external memory interfaces. This section contains the following chapters: Revision History Altera Corporation
|
Original
|
|
PDF
|
AM29005
Abstract: V29BMC
Text: V29CMC Low-Cost Memory Controller Preliminary Information_ Features • Interfaces directly to Am29000 Local Channel • Non-interleaved memory reduces minimum device count • Manages Page Mode Dynamic Memory Devices • Flexible Instruction/Data Bus Buffer Management
|
OCR Scan
|
V29CMC
Am29000
256Kb
V29CM
Am29005
Instru10
256Mb
V29CMC
V29BMC
|
PDF
|
CQ 419
Abstract: EP2S15 EP2S180 EP2S30 EP2S60 EP2S90
Text: Section III. Memory This section provides information on the TriMatrix embedded memory blocks internal to Stratix II GX devices and the supported external memory interfaces. This section contains the following chapters: Revision History Altera Corporation
|
Original
|
|
PDF
|
CQ 419
Abstract: CYPRESS CROSS REFERENCE dual port sram EP2S15 EP2S180 EP2S30 EP2S60 EP2S90
Text: Section III. Memory This section provides information on the TriMatrix embedded memory blocks internal to Stratix II GX devices and the supported external memory interfaces. This section contains the following chapters: Revision History Altera Corporation
|
Original
|
|
PDF
|
port interconnect
Abstract: QII54003-7
Text: 2. System Interconnect Fabric for Memory-Mapped Interfaces QII54003-7.1.0 Introduction System interconnect fabric for memory-mapped interfaces is a high-bandwidth interconnect structure for connecting components that use the Avalon Memory-Mapped Avalon-MM interface. System
|
Original
|
QII54003-7
port interconnect
|
PDF
|
transistor BC316
Abstract: c941 transistor transistor BC 584 s29al008 ADSP-BF538 ADSP-BF538F ADSP-BF538F8 intel 3601 pc95 core LOSS DATA endat cable
Text: Blackfin Embedded Processor ADSP-BF538/ADSP-BF538F FEATURES Memory management unit providing memory protection External memory controller with glueless support for SDRAM, SRAM, flash, and ROM Flexible memory booting options from SPI and external memory Up to 533 MHz high performance Blackfin processor
|
Original
|
ADSP-BF538/ADSP-BF538F
16-bit
40-bit
316-ball
BC-316
ADSP-BF538BBCZ-5F8
transistor BC316
c941 transistor
transistor BC 584
s29al008
ADSP-BF538
ADSP-BF538F
ADSP-BF538F8
intel 3601
pc95 core LOSS DATA
endat cable
|
PDF
|
ADSP-BF538F8
Abstract: ADSP-BF538F pc95 core LOSS DATA
Text: Blackfin Embedded Processor ADSP-BF538/ADSP-BF538F FEATURES Memory management unit providing memory protection External memory controller with glueless support for SDRAM, SRAM, flash, and ROM Flexible memory booting options from SPI and external memory Up to 533 MHz high performance Blackfin processor
|
Original
|
ADSP-BF538/ADSP-BF538F
16-bit
40-bit
316-ball
BC-316
ADSP-BF538BBCZ-4F8
ADSP-BF538F8
ADSP-BF538F
pc95 core LOSS DATA
|
PDF
|
Z5 1512
Abstract: No abstract text available
Text: Standard Products UT69151 SµMMITTM RTE Product Handbook June 1999 FEATURES r Comprehensive MIL-STD-1553 dual redundant Remote Terminal RT with integrated bus transceivers, Memory, and Memory Management Unit (MMU) r Internal Memory Management Unit (MMU) interfaces host
|
Original
|
UT69151
MIL-STD-1553
MIL-STD-1553B,
16-bit
64Kbit
139-pin
140-pin
132-lead
140FP
Z5 1512
|
PDF
|
1553 SUmmit
Abstract: MIL-STD-1553A with ut 69151 98587 DSA0079836 rta2
Text: Standard Products UT69151 SµMMITTM RTE Product Handbook June 1999 FEATURES r Comprehensive MIL-STD-1553 dual redundant Remote Terminal RT with integrated bus transceivers, Memory, and Memory Management Unit (MMU) r Internal Memory Management Unit (MMU) interfaces host
|
Original
|
UT69151
MIL-STD-1553
MIL-STD-1553B,
16-bit
64Kbit
139-pin
140-pin
132-lead
140FP
1553 SUmmit
MIL-STD-1553A with ut 69151
98587
DSA0079836
rta2
|
PDF
|
UT69151
Abstract: 1553 SUmmit 69151 summit Motorola transistor smd marking codes CA16 smd marking code g8 1 Fp smd code intel embedded microcontroller handbook SMD MARKING CODE A12 smd marking g8
Text: Standard Products UT69151 SµMMITTM RTE Product Handbook June 1999 FEATURES r Comprehensive MIL-STD-1553 dual redundant Remote Terminal RT with integrated bus transceivers, Memory, and Memory Management Unit (MMU) r Internal Memory Management Unit (MMU) interfaces host
|
Original
|
UT69151
MIL-STD-1553
64Kbit
MIL-STD-1553B,
16-bit
139-pin
140-lead
140-pin
1553 SUmmit
69151 summit
Motorola transistor smd marking codes
CA16
smd marking code g8
1 Fp smd code
intel embedded microcontroller handbook
SMD MARKING CODE A12
smd marking g8
|
PDF
|
