AM 22A
Abstract: MONOLITHIC MEMORIES pp17 UNIPAK mmi 63S140 63S480 63S081 SOCKET p PINOUT kontron mpp Monolithic Memories PROM programming
Text: Stag Microsystems 528-5 Weddell Dr. Sunnyvale, CA 94089 Digelec 586-1 Weddell Dr. Sunnyvale, CA 94089 Varix 1210 E. Campbell Rd. Richardson, TX 75081 Programmer Model s Model 19/29 Model 22 Model MPP-805 Model PPX Modet PP17 UP803 OMN) MMt Generic Bipolar
|
OCR Scan
|
MPP-805
MOD16
UP803
F18P02
51A-064
51A-ipolar
MOD16
63DA841
F18P53
AM 22A
MONOLITHIC MEMORIES
pp17
UNIPAK
mmi 63S140
63S480
63S081
SOCKET p PINOUT
kontron mpp
Monolithic Memories PROM programming
|
PDF
|
generic prom programming
Abstract: 256x8 Monolithic Memories PROM programming
Text: High Performance 25 6x 8 PROM TiW PROM Family 63S285 Features/ Benefits Description • Replaces 24-pin 256x8 NiCr PROM 6336 The 63S285 is a 256x8 bipolar PROM featuring low-current PNP inputs, full Schottky clamping, and three-state outputs. The titanium-tungsten fuses store a logical low and are programmed
|
OCR Scan
|
24-pin
256x8
45-ns
63S285
63S285
generic prom programming
Monolithic Memories PROM programming
|
PDF
|
53DA441
Abstract: 53DA442 63DA441 63DA442 D442 Monolithic Memories PROM programming MONOLITHIC MEMORIES PROM
Text: 1 0 2 4 x 4 Diagnostic Registered PROM 5 3 /6 3 D A 4 4 1 5 3 /6 3 D A 4 4 2 Enables and Output Initialization Features/Benefits • Programmable asynchronous output initialization • Three-state outputs with two enables • Provides system diagnostic testing with system
|
OCR Scan
|
1024x4
53/63DA441
53/63DA442
24-pln
24-mA
53/63DA442
53/63DA441
53DA441
53DA442
63DA441
63DA442
D442
Monolithic Memories PROM programming
MONOLITHIC MEMORIES PROM
|
PDF
|
Monolithic Memories PROM programming
Abstract: 63S1681
Text: High Perform ance 2 0 4 8 x 8 PROM TiW PROM Fam ily 53/63S 1681 5 3 /6 3 S 1 6 8 1 A Features/ Benefits Description • 35 n# maximum access time The 53/63S1681 is a high-speed 2Kx8 PROM which uses industry standard package and pin out. In addition, the device is
|
OCR Scan
|
16384-bit
53/63S
53/63S1681
24-pin
Monolithic Memories PROM programming
63S1681
|
PDF
|
MMI PAL14L8
Abstract: PAL20L10 MMI PAL20X10 MMI MMI DATE CODE PAL 53RA1681 PAL16R6 MMI
Text: M ilitary PAL Devices Q uality Programs The Military Product Division quality system conforms to the following Mil-Standards: Mil-M-38510, Appendix A, “Product Assurance Program" Mil-Q-9858, "Quality Program Requirements” Mil-l-45208, "Inspection System Requirements”
|
OCR Scan
|
Mil-M-38510,
Mil-Q-9858,
Mil-l-45208,
Mil-M-38510
Mil-M-38510.
1x101
53RA1681A,
53S3281,
7401A
4x101
MMI PAL14L8
PAL20L10 MMI
PAL20X10 MMI
MMI DATE CODE PAL
53RA1681
PAL16R6 MMI
|
PDF
|
63S1681
Abstract: monolithic memories 53S1681 63S1681A 2048x8 53S1681A Monolithic Memories PROM programming
Text: High Performance 2 0 4 8 x 8 PROM TiW PROM Fam ily 53 /63S 1681 5 3 /6 3 S 1 6 8 1 A Features/Benefits Description • 35-ns maximum access time The 53/63S1681 is a high-speed 2Kx8 PROM which uses industry standard package and pin out. In addition, the device is
|
OCR Scan
|
2048x8
35-ns
16384-bit
53/63S1681
53/63S1681A
24-pin
53/63S1681A
53/63S3281
63S1681
monolithic memories
53S1681
63S1681A
53S1681A
Monolithic Memories PROM programming
|
PDF
|
MMI 6309
Abstract: mmi 5349-1 MMI 63xx 6309-1 mmi 6349-1 6308 prom 6341 prom
Text: Generic NiCR PROM Fam ily 5 3 /6 3 X X -1 5 3 /6 3 X X -2 Features/Benefits Description • From 2048-bit to 8192-bit memory The 53/63XX series generic PROM fam ily offers a wide selection of size and organizations. The 8-bit wide PROMs range from 256x8 to 1024x8 in a wide selection of package sizes including the
|
OCR Scan
|
2048-bit
8192-bit
53/63XX
256x8
1024x8
24-pin
300-inch
MIL-M-38510)
51A-074
31A-064
MMI 6309
mmi 5349-1
MMI 63xx
6309-1
mmi 6349-1
6308 prom
6341 prom
|
PDF
|
MONOLITHIC MEMORIES PROM
Abstract: No abstract text available
Text: 40 9 6 x 4 Diagnostic. h ,/w Registered PROM ^ 53D 1641 63D 1641 Asynchronous Enable Patent Pending Features/ Benefits Description • Asynchronous output enable The 53/63D1641 is a 4Kx4 PROM with registered three-state outputs and a shadow register for diagnostic capabilities.
|
OCR Scan
|
24-pin
24-mA
53/63D1641
53/63D1641
MONOLITHIC MEMORIES PROM
|
PDF
|
Monolithic Memories PROM programming
Abstract: 512X8 53S485 63S485 generic prom programming
Text: High Perform ance 512x8 PROM TiW PROM Fam ily 5 3 /6 3 S 4 8 5 CSS485 Features/ Benefits Description • Upward pinout-compatible with higher density PROMs The 53S485 and 63S485 are 512x8 bipolar PRO M s featuring low current PNP inputs, full Schottky clamping, and three-state
|
OCR Scan
|
512x8
CSS485
45-ns
24-pin
53S485
63S485
Monolithic Memories PROM programming
generic prom programming
|
PDF
|
128x128
Abstract: 63S1641 53S1641 53S1641A 63S1641A
Text: High Performance 4096x4 PROM TiW PROM Fam ily 53/63S1641 53/63S1641A Features/Benefits Description • 35-ns maximum access time The 53/63S1641 features low input current PNP inputs, full Schottky clamping and three-state outputs. The titaniumtungsten fuses store a logical low and are programmed to the
|
OCR Scan
|
4096x4
53/63S1641
53/63S1641A
35-ns
53/63S1641
53/63S881
53/63S881A
53/63S1641A
128x128
63S1641
53S1641
53S1641A
63S1641A
|
PDF
|
9P4M
Abstract: 10P4M 12P4M 12p8 PLE5P8 PLE8P8 8p4c t461 PLE5P8A
Text: MONOLITHIC MEMORIES INC tfl » e J b3D3mO □ OOS'tkS 3 f D r-'W ’ Programmable Logic Element PLE Circuit Fam ily Ordering Information Features/Benefits PLE5P8 A C N STD • Programmable replacement for conventional TTL logic TZPR O C ESSIN G T • Reduces 1C inventories and simplities their control
|
OCR Scan
|
A10A9A6'
9P4M
10P4M
12P4M
12p8
PLE5P8
PLE8P8
8p4c
t461
PLE5P8A
|
PDF
|
Monolithic Memories
Abstract: S485A 512x8 53S485 63S485 63S841
Text: High Performance 512x8 PROM TiW PROM Fam ily 5 3 /6 3 S 4 8 5 Features/Benefits Description • Upward pinout-compatible with higher density PROMs The 53S485 and 63S485 are 512x8 bipolar PROMs featuring low current PNP inputs, full Schottky clam ping, and three-state
|
OCR Scan
|
53/63S485
512x8
45-ns
24-pin
53S485
63S485
53/63S841
53/63S841A
Monolithic Memories
S485A
63S841
|
PDF
|
programming TiW PROMs
Abstract: Monolithic Memories PROM programming jbp28l22
Text: IMPORTANT NOTICE Texas Instruments TI reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current and complete.
|
Original
|
sdms021
JBP28S42MJ
SZZU001B,
SDYU001N,
SCAU001A,
programming TiW PROMs
Monolithic Memories PROM programming
jbp28l22
|
PDF
|
Untitled
Abstract: No abstract text available
Text: High Performance 5 1 2 x 8 PROM TiW PROM Family 5 3 /6 3 S 4 8 0 5 3 /6 3 S 4 8 1 5 3 /6 3 S 4 8 1 A Features/ Benefits Description • 30 ns maximum access time The 53/63S480 and 53/63S481/A are 512x8 bipolar PROMs featuring low input current PNP inputs, full Schottky clamping,
|
OCR Scan
|
53/63S480
53/63S481/A
512x8
53S481A
53S480,
53S481
63S481A
63S480,
63S481
|
PDF
|
|
|
Monolithic Memories ti-w
Abstract: programming TiW PROMs
Text: IMPORTANT NOTICE Texas Instruments TI reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current and complete.
|
Original
|
SZZU001B,
SDYU001N,
SCET004,
SCAU001A,
JBP28S42MJ
Monolithic Memories ti-w
programming TiW PROMs
|
PDF
|
Monolithic Memories PROM programming
Abstract: 14r21 type KX4 MONOLITHIC MEMORIES PROM A1643 d1641 PMS14R21 Monolithic Memories
Text: M onolithic G P M S 1 4 R 2 1 /A Programmable Sequencer PROSE Family l M e m o ries Patent Pending / / / ////////////////////////////////////////Æ A D V A N C E INFORMATION Features/ Benefits Description • User-programmable synchronous state machine
|
OCR Scan
|
PMS14R21/A
54/74S818
Monolithic Memories PROM programming
14r21
type KX4
MONOLITHIC MEMORIES PROM
A1643
d1641
PMS14R21
Monolithic Memories
|
PDF
|
63D1641
Abstract: No abstract text available
Text: 4096x4 Diagnostic Registered PROM 53D1641 63D1641 Asynchronous Enable Features/ Benefits • Asynchronous output enable • Provide« system diagnostic testing tor system controllability and observability Patent Pend. Ordering Inform ation MEMORY PACKAGE TEMP.
|
OCR Scan
|
4096x4
24-pln
24-mA
53D1641
63D1641
63D1641
Rev-V07
Rev-V05
|
PDF
|
generic prom programming
Abstract: 63S1641A metal mask layout
Text: High Perform ance 4 0 9 6 x 4 PROM TiW PROM Fam ily 5 3 /6 3 S 1 6 4 1 5 3 /6 3 S 1 641A Features/ Benefits Description • 35 ns maximum access time The 53/63S1641 features low input current PNP inputs, full Schottky clamping and three-state outputs. The titaniumtungsten fuses store a logical low and are programmed to the
|
OCR Scan
|
53/63S1641
generic prom programming
63S1641A
metal mask layout
|
PDF
|
53DA841
Abstract: 63DA841
Text: 2 0 4 8 x 4 Diagnostic Registered PROM 53D A 841 63D A 841 w ith Asynchronous Enable and Output Initialization Features/Benefits Description • Asynchronous output enable • Programmable asynchronous output Initialization • Provides system diagnostic testing with system
|
OCR Scan
|
2048x4
53DA841
63DA841
24-pin
24-mA
diagnosti25
53/63DA841
53DA841
63DA841
|
PDF
|
Monolithic Memories
Abstract: PLE5P16 PLE6P16 Monolithic Memories PROM programming MONOLITHIC MEMORIES PROM
Text: KHI Monolithic PLE5P16 PLE6P16 Programmable Logic Element Family REVISED Memories / / / / / ////////////////////////////////////////ADVANCE INFORMATION Features/ Benefits Typical Applications • Programmable replacement lor conventional TTL logic • Address decoding
|
OCR Scan
|
PLE5P16
PLE6P16
24-pin
28-pin
PLE5P16Â
PLE6P16
PLE5P16
ii27iR5i
Monolithic Memories
Monolithic Memories PROM programming
MONOLITHIC MEMORIES PROM
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 4096x4 Diagnostic Registered PROM 53DA1643 63D A 1643 Output Initialization Features/Benefits Description • Programmable asynchronous output initialization The 53/63DA1643 is a 4Kx4 PROM with registered outputs, programmable asynchronous initialization, and a shadow reg
|
OCR Scan
|
4096x4
24-pin
24-mA
53DA1643
53/63DA1643
|
PDF
|
PM9006
Abstract: No abstract text available
Text: _ a _ Considerations for In-System Programming BASIC PRINCIPLES AMD Flash memories use 100% TTL-level control In puts to manage the command register. Erase and re programming operations use a fixed 12.0 V +0.6 V power supply. Read Only Memory Without high Vpp voltage, the Flash memory functions
|
OCR Scan
|
|
PDF
|
1024X4
Abstract: 53S440 53S441 53S441A 63S440 63S441 63S441A 63S481
Text: High Performance 1 0 2 4 x 4 PROM TiW PROM Family 5 3 /6 3 S 4 4 0 5 3 /6 3 S 4 4 1 5 3 /6 3 S 4 4 1 A Features/ Benefits Description • 35-ns maximum access time The 53/63S440 and 53/63S441/A are 1024x4 bipolar PROMs featuring low input current PNP inputs, full Schottky clamping
|
OCR Scan
|
53/63S440
1024x4
53/63S441
53/63S441A
35-ns
53/63S440
53/63S441/A
53/63S480
53/63S481A
53S440
53S441
53S441A
63S440
63S441
63S441A
63S481
|
PDF
|
mmi "tiw PROM" programming
Abstract: MMI PLE5P8 63S481 63S081 22AA PLE9P4 63s281 PLE9R8 PLE10P4 PLE11P8
Text: Programmable Logic Element RLE Circuit Family Ordering Information Features/Benefits • Programmable replacement for conventional TTL logic PLE5P8 A C N STD • Reduces 1C inventories and simplifies their control • Expedites and simplifies prototyping and board layout
|
OCR Scan
|
512P8
F18P08
63S481
FECP65
51A-074
SA31-2
63RA481
PLE11P4
F18P06
51A-064
mmi "tiw PROM" programming
MMI PLE5P8
63S481
63S081
22AA
PLE9P4
63s281
PLE9R8
PLE10P4
PLE11P8
|
PDF
|
