corrosion
Abstract: Mecatraction JUPITER e series connector MS JUPITER e series connector E44-E43 CM-501-MS MSH Connectors MSH 14 Connectors burndy GROUNDING CONNECTORS RG302
Text: MSH/MPH series Connectors Connectors for for navy navy applications applications and and heavy heavy duty duty industries industries MSH/MPH series Connectors and interconnect systems for harsh environments The company designs, manufactures and markets high performance interconnect solutions for severe environments
|
Original
|
2006E
corrosion
Mecatraction
JUPITER e series connector MS
JUPITER e series connector
E44-E43
CM-501-MS
MSH Connectors
MSH 14 Connectors
burndy GROUNDING CONNECTORS
RG302
|
PDF
|
TMx390
Abstract: SuperSPARC STP1020 STP1021A MAD19 STP1091 ADDR02 Mbus master 250 slave circuit stp1090 imad-26
Text: STP1091.frm Page 97 Monday, August 25, 1997 3:08 PM STP1091 July 1997 Multi-Cache Controller DATA SHEET Integrated Cache Controller for SuperSPARC DESCRIPTION The STP1091 is a high-performance external cache controller for the STP1020 SuperSPARC and STP1021 (SuperSPARC-II) microprocessors. It is used when a large secondary cache or an interface to a non-MBus system is required.
|
Original
|
STP1091
STP1091
STP1020
STP1021
33x8k
TMx390
SuperSPARC
STP1020
STP1021A
MAD19
ADDR02
Mbus master 250 slave circuit
stp1090
imad-26
|
PDF
|
ARM710a
Abstract: MRC 453 Arm610 pre fetch 1994 TFMS 4 ARM710 CP15 ARM7 instruction set cycle timing summary mrc 438 710a
Text: Preliminary Data Sheet Document Number: ARM DDI 0033D Issued: September 1995 Copyright Advanced RISC Machines Ltd ARM 1995 All rights reserved Proprietary Notice ARM and the ARM Powered logo are trademarks of Advanced RISC Machines Ltd. Neither the whole nor any part of the information contained in, or the product described in, this
|
Original
|
0033D
ARM710a
MRC 453
Arm610
pre fetch 1994
TFMS 4
ARM710
CP15
ARM7 instruction set cycle timing summary
mrc 438
710a
|
PDF
|
transistor p710
Abstract: 73D34 AD1871 ADSP-TS101S psdsoft express 8.6 ADSP-TS101 AD1854 rd msh murata msh CT1112
Text: ADSP-TS101S EZ-KIT Lite Evaluation System Manual Revision 2.1, April 2006 Part Number 82-000635-01 Analog Devices, Inc. One Technology Way Norwood, Mass. 02062-9106 a Copyright Information 2006 Analog Devices, Inc., ALL RIGHTS RESERVED. This document may not be reproduced in any form without prior, express written consent
|
Original
|
ADSP-TS101S
transistor p710
73D34
AD1871
psdsoft express 8.6
ADSP-TS101
AD1854
rd msh
murata msh
CT1112
|
PDF
|
tms 3899
Abstract: tms 3614 TMS320VC549 CI 7431 delay timer S-PBGA-N144
Text: TMS320VC549 FIXED-POINT DIGITAL SIGNAL PROCESSOR SPRS078D – SEPTEMBER 1998 – REVISED DECEMBER 1999 D Advanced Multibus Architecture With Three D D D D D D D D D D D D D D D Separate 16-Bit Data Memory Buses and One Program Memory Bus 40-Bit Arithmetic Logic Unit ALU
|
Original
|
TMS320VC549
SPRS078D
16-Bit
40-Bit
17-Bit
tms 3899
tms 3614
CI 7431 delay timer
S-PBGA-N144
|
PDF
|
mc 3842 Circuit diagram
Abstract: xf-72 SMJ320LC549 mp 9141 mc 3842 BDX 163 HD2133
Text: SMJ320LC549 FIXEDĆPOINT DIGITAL SIGNAL PROCESSOR SGUS032B – OCTOBER 2002 – REVISED MAY 2003 D Processed to MIL-PRF-38535 QML D Advanced Multibus Architecture With Three D D D D D D D D D D D D D D Separate 16-Bit Data Memory Buses and One Program Memory Bus
|
Original
|
SMJ320LC549
SGUS032B
MIL-PRF-38535
16-Bit
40-Bit
17-Bit
mc 3842 Circuit diagram
xf-72
SMJ320LC549
mp 9141
mc 3842
BDX 163
HD2133
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SMJ320LC549 FIXED−POINT DIGITAL SIGNAL PROCESSOR SGUS032A - OCTOBER 2002 - REVISED FEBRUARY 2003 D Processed to MIL-PRF-38535 QML D Advanced Multibus Architecture With Three D D D D D D D D D D D D D D Separate 16-Bit Data Memory Buses and One Program Memory Bus
|
Original
|
SMJ320LC549
SGUS032A
MIL-PRF-38535
16-Bit
40-Bit
17-Bit
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SMJ320LC549 FIXEDĆPOINT DIGITAL SIGNAL PROCESSOR SGUS032B – OCTOBER 2002 – REVISED MAY 2003 D Processed to MIL-PRF-38535 QML D Advanced Multibus Architecture With Three D D D D D D D D D D D D D D Separate 16-Bit Data Memory Buses and One Program Memory Bus
|
Original
|
SMJ320LC549
SGUS032B
MIL-PRF-38535
16-Bit
40-Bit
17-Bit
|
PDF
|
HAI 7203
Abstract: ACT8847 74ACT8847 SN74 multiplier
Text: TEXAS INSTR LOGIC SSE D 0^1723 GQÖS7G3 7 SN74ACT8847 64-Bit Floating Point Unit • Meets IEEE Standard for Single- and DoublePrecision Formats • Performs Floating Point and Integer Add, Subtract, Multiply, Divide, Square Root, and Compare • 64-Bit IEEE Divide in 11 Cycles, 64-Bit Square
|
OCR Scan
|
SN74ACT8847
64-Bit
SN74ACT8837
30-ns,
40-ns
50-ns
SN74ACT8847
AGT88X7
HAI 7203
ACT8847
74ACT8847
SN74 multiplier
|
PDF
|
SN74ACT8847
Abstract: ACT8847 ti 8847
Text: SN74ACT8847 64-Bit Floating Point Unit • Meets IEEE Standard for Single- and DoublePrecision Formats • Performs Floating Point and Integer Add, Subtract, Multiply, Divide, Square Root, and Compare • 64-Bit IEEE Divide in 11 Cycles, 64-Bit Square Root in 14 Cycles
|
OCR Scan
|
SN74ACT8847
64-Bit
30-ns,
40-ns
50-ns
ACT88X7
SN74ACT8847
ACT8847
ti 8847
|
PDF
|
g31 motherboard repair
Abstract: instruction set Sun SPARC T6 Cache Controller SPARC MA034 Sun Sparc II
Text: P r e lim i n a r\ STP1020A May 1994 SuperSPARC D ATA SH EET Highly Integrated 32-Bit RISC Microprocessor D e s c r ip t io n The STP1020A is a new member of the SuperSPARC family of microprocessor products. Like its predecessors STP1020N and STP1020 this new part is fully SPARC version 8 compliant and is completely upward compatible
|
OCR Scan
|
STP1020A
32-Bit
STP1020A
STP1020N
STP1020)
g31 motherboard repair
instruction set Sun SPARC T6
Cache Controller SPARC
MA034
Sun Sparc II
|
PDF
|
UT69532
Abstract: signal path designer
Text: Military-Standard Products UT69321IQAGS Address Generator/Sequencer Preliminary Data Sheet UNITED TECHNOLOGIES MICROELECTRONICS CENTER November 1991 FEATURES □ Programmable controller chip for the UT69532 IQMAC pipelined processor □ Generates all control signals necessary to execute any
|
OCR Scan
|
UT69321IQAGS
UT69532
signal path designer
|
PDF
|
UNITED TECHNOLOGIES MICROELECTRONICS CENTER
Abstract: block ifft "Single-Port RAM" 1S171 MSH 119 ifft processor "UNITED TECHNOLOGIES MICROELECTRONICS" ut69532 signal path designer RADD16
Text: Military-Standard Products UT69321IQAGS Address Generator/Sequencer Preliminary Data Sheet UNITED TECHNOLOGIES MICROELECTRONICS CENTER November 1991 ?" FEATURES □ Programmable controller chip for the UT69532 IQM AC pipelined processor □ G enerates all control signals necessary to execute any
|
OCR Scan
|
UT69321IQAGS
UT69532
IQAGS-l-ll-91
UNITED TECHNOLOGIES MICROELECTRONICS CENTER
block ifft
"Single-Port RAM"
1S171
MSH 119
ifft processor
"UNITED TECHNOLOGIES MICROELECTRONICS"
signal path designer
RADD16
|
PDF
|
STP1020
Abstract: DATA45 MAD42
Text: Prelimina Sun STP1020 May 19 94 SuperSPARC DÄIA SEET Highly Integrated 32-Bit RISC Microprocessor D e s c r ip t io n The STP1020 is one of the mem bers of the SuperSPARC fam ily of microprocessor products. Like the other members STP1020N and STP1020A , this part is fully SPARC version 8 com pliant and is com
|
OCR Scan
|
STP1020
32-Bit
STP1020
STP1020N
STP1020A)
pipe00-out
pipe01
pipe02
pipe03
DATA45
MAD42
|
PDF
|
|
|
Untitled
Abstract: No abstract text available
Text: Preliminary w STP1020A SPARC Technology Business June 1995 SuperSPARC DATA SHEET Highly Integrated 32-Bit RISC Microprocessor D e s c r i p t io n The STP1020A is a new member of the SuperSPARC family of microprocessor products. Like its pre decessors STP1020N and STP1020 this new part is fully SPARC version 8 compliant and is completely
|
OCR Scan
|
STP1020A
32-Bit
STP1020A
STP1020N
STP1020)
Integrated32-Bit
STP1020APGA-60
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Prelimina: SIARCTechnology STP1090A Business January Multi-Cache Controller ,TM DATA. SE ET Integrated Cache Controller for SuperSPARC D e s c r ip t io n The STP1090A is a high-perform ance external cache controller for the STP1020A SuperSPARC and STP1021 (SuperSPARC-II) microprocessors. It is used w hen a large secondary cache or an interface
|
OCR Scan
|
STP1090A
STP1090A
STP1020A
STP1021
33x8k
STP1020H
|
PDF
|
0C062
Abstract: OC062 0C032 SKE 502 triac MAC 97 AB SKE 1/17 1E71 238-356 0C026 OC025
Text: APPLICA T/ON NOTE SEC ß PD17104 APPLICATION FÜR ELECTRIC FAN ! Document No. tEA-1261 0.0 . No. lEA-677 Date Published August 1990P Printed in Japan APPLICA T/ON NOTE NEC /¿PD171 04 APPLICATION FOR ELECTRIC FAN NEC Corporation 1990 No p a rt o f th is d o cu m e n t m ay be copied o r reproduced in any fo rm o r by any means w ith o u t th e p rio r w ritte n
|
OCR Scan
|
uPD17104
tEA-1261
lEA-677)
1990P
PD171
0C062
OC062
0C032
SKE 502
triac MAC 97 AB
SKE 1/17
1E71
238-356
0C026
OC025
|
PDF
|
K 176 LE, K 561 LN
Abstract: AF34AG cn/A/U 237 BG
Text: Prelim inary SP A R C Business STP1020 A T ech n d o g y June 1995 S u p er S P A R C DATA SHEET TM Highly Integrated 32-Bit RISC Microprocessor D escription The STP1020A is a new member of the SuperSPARC family of microprocessor products. Like its pre decessors STP1020N and ST PI 020 this new part is fully SPARC version 8 compliant and is completely
|
OCR Scan
|
STP1020
32-Bit
STP1020A
STP1020N
K 176 LE, K 561 LN
AF34AG
cn/A/U 237 BG
|
PDF
|
SuperSPARC
Abstract: Mbus master 250 slave circuit tmx390 STP1091-60
Text: S un M icroelectronics July 1997 Multi-Cache Controller DATA SHEET Integrated Cache Controller for SuperSPARC D e s c r ip t io n The STP1091 is a high-performance external cache controller for the STP1020 SuperSPARC and STP1021 (SuperSPARC-II) microprocessors. It is used when a large secondary cache or an interface to a non-MBus sys
|
OCR Scan
|
STP1091
STP1020
STP1021
33x8k
STP1091PGA-75
STP1091PGA-90
STP1020HS
STP1091
SuperSPARC
Mbus master 250 slave circuit
tmx390
STP1091-60
|
PDF
|
TRANSISTOR R 40 AH-16
Abstract: TEA 1091 TRANSISTOR AH-16 sparc v8 AD04M l xd 402 mf xd 402 mf STP1091-60
Text: Prelim inary SPARC Technology Business DATA SHEET D STP1091 _ February 1995 M u lti- C a c h e C ontroller Integrated Cache Controller for SuperSPARC escription The STP1091 is a high-performance external cache controller for the STP1020 SuperSPARC and STP1021
|
OCR Scan
|
STP1091
STP1091
STP1020
STP1021
33x8k
TRANSISTOR R 40 AH-16
TEA 1091
TRANSISTOR AH-16
sparc v8
AD04M
l xd 402 mf
xd 402 mf
STP1091-60
|
PDF
|
tmx390
Abstract: supersparc PM 438 BL capacitor 471 aj7 tmx390x55 tpvc01
Text: STP1091.frm Page 97 Monday, August 25, 1997 3:08 PM S un M ic r o e l e c t r o n ic s July 1997 Multi-Cache Controller DATA SHEET Integrated Cache Controller for SuperSPARC D e s c r ip t io n The STP1091 is a high-performance external cache controller for the STP1020 SuperSPARC and STP1021 (Super
|
OCR Scan
|
STP1091
STP1020
STP1021
33x8k
STP1091PGA-75
STP1091PGA-90
tmx390
supersparc
PM 438 BL
capacitor 471 aj7
tmx390x55
tpvc01
|
PDF
|
ADC0830
Abstract: 1a02a MC6800 4 input multiplexer low power
Text: N ovem ber 1989 ADC0830 jmP Compatible 8-Bit A /D with 21 Channel MUX/Digital Inputs General Description The AD C 0830 data a cquisition co m po n e nt js ^ a jn o n o lith ic , ion-im planted, low threshold m etal g a t^ C M O S jd e v ic e . It c ontains a 16 c h a n n e l a na lo g m ultiplexer; an~lTbit ra tiom e tric a n a lo g to d ig ita l co nve rter; a 9 ch a n n e l d ig ita l in p u t regis
|
OCR Scan
|
ADC0830
16-bit
2-26A
1a02a
MC6800
4 input multiplexer low power
|
PDF
|
Untitled
Abstract: No abstract text available
Text: STP1091 S un M ic r o e l e c t r o n ic s J u ly 1997 Multi-Cache Controller DATA SHEET Integrated Cache Controller for SuperSPARC D e s c r ip t io n The STP1091 is a high-perform ance external cache controller for the STP1020 SuperSPARC and STP1021
|
OCR Scan
|
STP1091
STP1091
STP1020
STP1021
33x8k
1091PG
STP1020H
|
PDF
|
250R
Abstract: R30EF6A
Text: 4855 IOR 05E D I 4855452 D G t m b b T | “ 02E 07966 D ^3-^3 Data Sheet No. PD-2.115 INTERNATIONAL RECTIFIER INTERNATIONAL RECTIFIER R30EF SÉRIÉS 800-600 VOLTS RANGE REVERSE RECOVERY TIME 0.9//S 595 AMP AVG HOCKEY PUK SOFT FAST RECOVERY RECTIFIER DIODES
|
OCR Scan
|
4fl5545E
R30EF
R30EF6A.
250R
R30EF6A
|
PDF
|
