Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    N4 P69 Search Results

    N4 P69 Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    ATL60

    Abstract: INV10
    Text: INV1 ATL60 CMOS Gate Array cell data sheets 3.3 DESCRIPTION: 1x inverter Truth Table: INV1 at60Cells1X I I | O -0 | 1 1 | 0 O VDD! p P5 I O n N4 VSS! / $Revision: 1.27 $ Tue Apr 23 12:17:53 1996


    Original     		PDF ATL60 at60Cells1X 25degC INV10

    core i3

    Abstract: INV8 INV10 core i3 free download CMOS GATE ARRAY ATL35 N38P
    Text: INV1 ATL35 CMOS Gate Array cell data sheets 1.0 DESCRIPTION: 1x inverter Truth Table: I | O -0 | 1 1 | 0 INV1 ATL55Cells1X I O VDD! p P5 I O n N4 VSS! / $Revision: 1.35 $ Mon Oct 20 15:33:06 1997


    Original     		PDF ATL35 ATL55Cells 25degC INV10 INV10 core i3 INV8 core i3 free download CMOS GATE ARRAY N38P

    XC6200

    Abstract: BUF C038 XC6264 xilinx XC6216 PN16 XC6209 XC6216 PW16 XC6000 N16O
    Text: XC6200 FPGA Family  Advanced Product Description Features • Flexible Pin Configuration - All User I/O’s programmable as in, out, bidirect, tristate or open drain. - Configurable pull-up/down resistors - CMOS or TTL logic levels - 8.32-bit CPU interface


    Original     		PDF XC6200 32-bit 220MHz XC6216 -2PC84C -40oC -55oC 125oC 84-Pin TQ144 BUF C038 XC6264 xilinx XC6216 PN16 XC6209 PW16 XC6000 N16O

    XC6200

    Abstract: XC009 PN16 XC6209 XC6216 XC6264 C031 vhdl code up down counter
    Text:  XC6200 Field Programmable Gate Arrays Table Of Contents Features Description Architecture Logical and Physical Organization Additional Routing Resources Magic Wires Global Wires Function Unit Cell Logic Functions Routing Switches Clock Distribution Clear Distribution


    Original     		PDF XC6200 XC6200 XC6216 -2PC84C -40oC 100oC -55oC 125oC 84-Pin HT144 XC009 PN16 XC6209 XC6264 C031 vhdl code up down counter

    XC6200

    Abstract: p61 s43 XC6264 w1p77 w56 transistor BUF C038 N48 pqfp Package Typ P194 B1 121 W97 diode ak38
    Text:  XC6200 Field Programmable Gate Arrays Table Of Contents Features Description Architecture Logical and Physical Organization Additional Routing Resources Magic Wires Global Wires Function Unit Cell Logic Functions Routing Switches Clock Distribution Clear Distribution


    Original     		PDF XC6200 XC6200 XC6216 -2PC84C 84-Pin HT144 144-Pin BG225 225-Pin HQ240 p61 s43 XC6264 w1p77 w56 transistor BUF C038 N48 pqfp Package Typ P194 B1 121 W97 diode ak38

    t4 p131

    Abstract: P118-P119 P181 p135 P28 E8 P-197 P143 P144 p147 PQ160
    Text: XC4013 and XC4013E Pinout Table Pin Name VCC I/O A8 I/O(A9) I/O I/O I/O I/O I/O(A10) I/O(A11) VCC I/O I/O I/O I/O GND I/O I/O I/O I/O I/O(A12) I/O(A13) I/O I/O I/O I/O I/O(A14) SGCK1(A15;I/O) VCC GND PGCK1(A16;I/O) I/O(A17) I/O I/O I/O(TDI) I/O(TCK) I/O I/O


    Original     		PDF XC4013 XC4013E PQ160 MQ208 PG223 BG225 PQ240 t4 p131 P118-P119 P181 p135 P28 E8 P-197 P143 P144 p147 PQ160

    P239

    Abstract: P181 P185 P-239 P212 P213 p178 P215 P216 P218
    Text: XC4025 and XC4025E Pinout Table Pin Name VCC I/O A8 I/O(A9) I/O I/O I/O I/O I/O(A10) I/O(A11) I/O I/O I/O I/O VCC I/O I/O I/O I/O GND I/O I/O I/O I/O I/O I/O I/O(A12) I/O(A13) I/O I/O I/O I/O I/O I/O I/O(A14) SGCK1(A15;I/O) VCC GND PGCK1(A16;I/O) I/O(A17)


    Original     		PDF XC4025 XC4025E PG223 MQ240 PG299 HQ304 P239 P181 P185 P-239 P212 P213 p178 P215 P216 P218

    Untitled

    Abstract: No abstract text available
    Text: Product Obsolete/Under Obsolescence R XC4000XLA Family Field Programmable Gate Arrays Package Pinouts XC4013XLA Pinout Table XC4013XLA Pinout Table Continued XC4013XLA Pinout Table PAD NAME PQ160 PQ208 PQ240 I/O – – P21 BG256 H1 PAD NAME PQ160 PQ208


    Original     		PDF XC4000XLA XC4013XLA PQ160 PQ208 PQ240 BG256

    J29 P190

    Abstract: AG29 p115 p106 transistor be p88 XC4028XLA P142 P143 P144 P145
    Text: XC4000XLA/XV Field Programmable Gate Arrays January 28, 1999 Version 1.0 0* R XC4000XLA/XV Field Programmable Gate Arrays XC4000XLA Family Field Programmable Gate Arrays Package Pinouts XC4013XLA Pinout Table XC4013XLA Pinout Table (Continued) XC4013XLA Pinout Table


    Original     		PDF XC4000XLA/XV XC4000XLA XC4013XLA PQ160 PQ208 PQ240 BG256 J29 P190 AG29 p115 p106 transistor be p88 XC4028XLA P142 P143 P144 P145

    J29 P190

    Abstract: AG29 p115 BG432 p106 p239 transistor be p88 P142 P143 P144
    Text: XC4000XLA/XV Field Programmable Gate Arrays January 28, 1999 Version 1.0 0* R XC4000XLA/XV Field Programmable Gate Arrays XC4000XLA Family Field Programmable Gate Arrays Package Pinouts XC4013XLA Pinout Table XC4013XLA Pinout Table (Continued) XC4013XLA Pinout Table


    Original     		PDF XC4000XLA/XV XC4000XLA XC4013XLA PQ160 PQ208 J29 P190 AG29 p115 BG432 p106 p239 transistor be p88 P142 P143 P144

    J29 P190

    Abstract: L-29 p302 transistor p98 p115 p106 P191 transistor be p88 P142 P143
    Text: XC4000XLA/XV Field Programmable Gate Arrays January 28, 1999 Version 1.0 0* R XC4000XLA/XV Field Programmable Gate Arrays XC4000XLA Family Field Programmable Gate Arrays Package Pinouts XC4013XLA Pinout Table XC4013XLA Pinout Table (Continued) XC4013XLA Pinout Table


    Original     		PDF XC4000XLA/XV XC4000XLA XC4013XLA PQ160 PQ208 PQ240 BG256 J29 P190 L-29 p302 transistor p98 p115 p106 P191 transistor be p88 P142 P143

    j29 p190

    Abstract: AK29 BG35 n4 p69 XC4020XLA
    Text: XC4000XLA/XV Field Programmable Gate Arrays January 28, 1999 Version 1.0 0* R XC4000XLA/XV Field Programmable Gate Arrays XC4000XLA Family Field Programmable Gate Arrays Package Pinouts XC4013XLA Pinout Table XC4013XLA Pinout Table (Continued) XC4013XLA Pinout Table


    Original     		PDF XC4000XLA/XV XC4000XLA XC4013XLA PQ160 XC4085XLA HQ160 HQ208 j29 p190 AK29 BG35 n4 p69 XC4020XLA

    Untitled

    Abstract: No abstract text available
    Text: Product Obsolete/Under Obsolescence R XC4000E and XC4000X Series Field Programmable Gate Arrays Device-Specific Pinout Tables Device-specific tables include all packages for each XC4000 and XC4000X Series device. They follow the pad locations around the die, and include boundary scan register locations.


    Original     		PDF XC4000E XC4000X XC4000 XC4002XL XC4002XL BG256

    AF2.5 din 74

    Abstract: P83 T15 J955 XC4028EX pinout 61.35 9 257 J29 P190 transistor p98 PC84 PG120 VQ100
    Text: R XC4000E and XC4000X Series Field Programmable Gate Arrays Device-Specific Pinout Tables Device-specific tables include all packages for each XC4000 and XC4000X Series device. They follow the pad locations around the die, and include boundary scan register locations.


    Original     		PDF XC4000E XC4000X XC4000 XC4002XL XC4002XL DS006 AF2.5 din 74 P83 T15 J955 XC4028EX pinout 61.35 9 257 J29 P190 transistor p98 PC84 PG120 VQ100

    p181 g8

    Abstract: 105 p180 g8 p27m2 L2251 SPARTAN-II xc2s200 pq208 p180 g8 6p114 DS001-4 g5209 N2407
    Text: Spartan-II 2.5V FPGA Family: Pinout Tables R DS001-4 v2.0 September 18, 2000 Preliminary Product Specification Pin Definitions Pin Name Dedicated Pin Direction Description GCK0, GCK1, GCK2, GCK3 No Input Clock input pins that connect to Global Clock Buffers. These pins become


    Original     		PDF DS001-4 IndicatesP10 DS001-1, DS001-2, DS001-3, DS001-4, p181 g8 105 p180 g8 p27m2 L2251 SPARTAN-II xc2s200 pq208 p180 g8 6p114 DS001-4 g5209 N2407

    105 p180 g8

    Abstract: SPARTAN-II xc2s200 pq208 p181 g8 g5209 p115 SPARTAN XC2S50 P120 G8 transistor be p88 P137 P141
    Text: 028 Spartan-II 2.5V FPGA Family: Pinout Tables R DS001-4 v2.5 September 3, 2003 Product Specification Pin Definitions Pin Name Dedicated Pin Direction Description GCK0, GCK1, GCK2, GCK3 No Input Clock input pins that connect to Global Clock Buffers. These pins become


    Original     		PDF DS001-4 XC2S50 XC2S30 DS001-1, DS001-2, DS001-3, DS001-4, 105 p180 g8 SPARTAN-II xc2s200 pq208 p181 g8 g5209 p115 SPARTAN XC2S50 P120 G8 transistor be p88 P137 P141

    AF2.5 din 74

    Abstract: P181 Japan K2808 634 p181 715 P181 K1805 J29 P190 xc4005e-TQ144 499 P44 20 g8 p281
    Text: XC4000E and XC4000X Series Field Programmable Gate Arrays November 10, 1997 Version 1.4 4 Device-Specific Pinout Tables Device-specific tables include all packages for each XC4000 and XC4000X Series device. They follow the pad locations around the die, and include boundary scan register locations.


    Original     		PDF XC4000E XC4000X XC4000 XC4003E XC4003E AF2.5 din 74 P181 Japan K2808 634 p181 715 P181 K1805 J29 P190 xc4005e-TQ144 499 P44 20 g8 p281

    n4 p69

    Abstract: v1 j p304 MQ240 P212 P213 P214 P215 PG223 XC4025 XC4025E
    Text: Xilinx Common Package Footprints BG225 225-Pin Ball Grid Array XC4010BG225 (Bottom View) 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 R VCC PGCK2 (I/O) I/O I/O I/O I/O I/O VCC I/O N.C. I/O I/O I/O I/O VCC P SGCK2 (I/O) M0 I/O (HDC) I/O (LDC) N.C. I/O N.C. I/O (/INIT)


    Original     		PDF BG225 225-Pin XC4010BG225 PG299 HQ304 PG223 MQ240 n4 p69 v1 j p304 MQ240 P212 P213 P214 P215 PG223 XC4025 XC4025E

    BC25 327

    Abstract: AF3 din 74 j29 p190 U28 726 IO464 BC25 328 547 B34 R3E28 AH36 AE31
    Text: XC4000XLA/XV Field Programmable Gate Arrays January 28, 1999 Version 1.0 0* R XC4000XLA/XV Field Programmable Gate Arrays XC4000XV Family Field Programmable Gate Arrays Package Pinouts XC40110XV Pinout Table XC40110XV Pinout Table (Continued) XC40110XV Pinout Table


    Original     		PDF XC4000XLA/XV XC4000XV XC40110XV HQ240 BG352 BG432 BG560 BC25 327 AF3 din 74 j29 p190 U28 726 IO464 BC25 328 547 B34 R3E28 AH36 AE31

    BC25 327

    Abstract: din 74 AM4 AY42 U28 726 T28V1 AK29 AF-40 AB29 ak38 AG31
    Text: XC4000XLA/XV Field Programmable Gate Arrays January 28, 1999 Version 1.0 0* R XC4000XLA/XV Field Programmable Gate Arrays XC4000XV Family Field Programmable Gate Arrays Package Pinouts XC40110XV Pinout Table XC40110XV Pinout Table (Continued) XC40110XV Pinout Table


    Original     		PDF XC4000XLA/XV XC4000XV XC40110XV HQ240 BG352 BG432 BG560 B2928 BC25 327 din 74 AM4 AY42 U28 726 T28V1 AK29 AF-40 AB29 ak38 AG31

    P1152

    Abstract: ae301 xcv400e XCV100E XCV200E XCV300E XCV1000E XCV1600E XCV600E FG676
    Text: R Virtex-E Pin Definitions Pin Name Dedicated Pin Direction Description GCK0, GCK1, GCK2, GCK3 Yes Input Clock input pins that connect to Global Clock Buffers. These pins become user inputs when not needed for clocks. M0, M1, M2 Yes Input Mode pins are used to specify the configuration mode.


    Original     		PDF BG432 BG560 FGF676 FG680 FG456. DS011 P1152 ae301 xcv400e XCV100E XCV200E XCV300E XCV1000E XCV1600E XCV600E FG676

    MOSFET P239

    Abstract: XC4000XLA VDR P275 L20 P55 MOSFET XC4000E XC4000X XC4000XL XC4000XV XC4013XLA XC4028XLA
    Text: XC4000XLA/XV Field Programmable Gate Arrays R February 1, 1999 Version 1.0 6* Product Specification XC4000XLA/XV Family FPGAs XC4000XLA/XV Electrical Features Note: XC4000XLA devices are improved versions of XC4000XL devices. The XC4000XV devices have the


    Original     		PDF XC4000XLA/XV XC4000XLA/XV XC4000XLA XC4000XL XC4000XV XC4000E XC4000X MOSFET P239 VDR P275 L20 P55 MOSFET XC4013XLA XC4028XLA

    ATL35

    Abstract: P102 truth table nand gate
    Text: NAN2 ATL35 CMOS Gate Array cell data sheets 1.0 DESCRIPTION: 2-input NAND Truth Table: A B | O -0 X | 1 X 0 | 1 1 1 | 0 ATL55Cells B NAN2 O A VDD! p VDD! p P4 P13 O n B N3 n A N10 VSS! / $Revision: 1.35 $


    Original     		PDF ATL35 ATL55Cells 25degC 162ise P102 truth table nand gate

    XCV1000E

    Abstract: AH273 AF245 diode t25 4 d9 D2641 T25-4 L9 ae3219 DS0224 t2943 T25 4 F8
    Text: Virtex -E 1.8 V Field Programmable Gate Arrays R DS022-4 v2.3 November 15, 2001 Preliminary Product Specification Virtex-E Pin Definitions Pin Name Dedicated Pin Direction GCK0, GCK1, GCK2, GCK3 Yes Input Clock input pins that connect to Global Clock Buffers.


    Original     		PDF DS022-4 FG1156 XCV3200E DS022-1, DS022-2, DS022-3, DS022-4, XCV1000E AH273 AF245 diode t25 4 d9 D2641 T25-4 L9 ae3219 DS0224 t2943 T25 4 F8