CY7C42X5
Abstract: CY7C9689A CY7C9689A-AC
Text: CY7C9689A TAXI -compatible HOTLink Transceiver Features • Second-generation HOTLink technology ■ AMD™ AM7968/7969 TAXIchip™-compatible ■ 8-bit 4B/5B or 10-bit 5B/6B NRZI encoded data transport ■ 10-bit or 12-bit NRZI pre-encoded bypass data transport
|
Original
|
CY7C9689A
AM7968/7969
10-bit
12-bit
256-character
200-MBaud
CY7C42X5
CY7C9689A
CY7C9689A-AC
|
PDF
|
4b/5b encoder
Abstract: CY7C42X5 CY7C9689 CY7C9689-AC
Text: V CYPRESS PRELIMINARY CY7C9689 TAXI Compatible HOTLink™ Transceiver Features Second-generation HOTLink™ technology AMD™ AM7968/7969 TAXIchip™ compatible 8-bit 4B/5B or 10-bit 5B/6B NRZI encoded data transport 10-bit or 12-bit NRZI pre-encoded bypass data
|
OCR Scan
|
CY7C9689
AM7968/7969
10-bit
12-bit
50-to-200
100-pin
CY7C9689
4b/5b encoder
CY7C42X5
CY7C9689-AC
|
PDF
|
Untitled
Abstract: No abstract text available
Text: CY7C9689A TAXI -compatible HOTLink Transceiver Features • Second-generation HOTLink® technology ■ AMD™ AM7968/7969 TAXIchip™-compatible ■ 8-bit 4B/5B or 10-bit 5B/6B NRZI encoded data transport ■ 10-bit or 12-bit NRZI pre-encoded bypass data transport
|
Original
|
CY7C9689A
AM7968/7969
10-bit
12-bit
256-character
200-MBaud
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SL2002 * DUAL CHANNEL NRZI ENCODER / DECODER ^PRELIMINARY PIN CONFIGURATION FEATURES • ■ ■ ■ ■ ■ ■ ■ ■ Two independent Digital Phase Lock Loop circuits Two independent Full Duplex channels NRZI Encoder/Decoder DPLL runs off 16x clock Crystal o rT T L clock inputs for DPLL
|
OCR Scan
|
SL2002
16xCLK-OUT
4160-B
|
PDF
|
Untitled
Abstract: No abstract text available
Text: V CYPRESS TAXI Compatible HOTLink™ Transceiver PRELIMINARY Features Second-generation HOTLink™ technology AMD™ AM7968/7969 TAXIchip™ compatible 8-bit 4B/5B or 10-bit 5B/6B NRZI encoded data transport 10-bit or 12-bit NRZI pre-encoded bypass data
|
OCR Scan
|
AM7968/7969
10-bit
12-bit
50-to-200
100-pin
CY7C9689
|
PDF
|
Untitled
Abstract: No abstract text available
Text: ^ CYPRESS PREUM INAm CY7C9689 TAXI Compatible HOTLink™ Transceiver Features Second-generation HOTLink™ technology AMD™ AM7968/7969 TAXIchip™ compatible 8-bit 4B/5B or 10-bit 5B/6B NRZI encoded data transport 10-bit or 12-bit NRZI pre-encoded bypass data
|
OCR Scan
|
CY7C9689
10-bit
10-bit
12-bit
CY7C9689
|
PDF
|
0884A
Abstract: No abstract text available
Text: Features * * * * * * * * * * Serial Communication Controller Two Independent Full-duplex Channels Asynchronous and Synchronous Modes MONOSYNC, BISYNC and SDLC Loop Mode Supported SDLC Loop Mode Supported NRZ, NRZI and FM Encoding/Decoding Digital PLL for Each Channel
|
OCR Scan
|
|
PDF
|
nrzi to nrz circuit diagram
Abstract: SL2002 Logicstar
Text: SL2002*. DUAL CHANNEL NRZI ENCODER / DECODER J Ü É 3L1M IN A R Y FEATURES PIN CONFIGURATION • Two in d e p e n d e n t D ig ita l Phase Lock Loop c irc u its ■ Two in d ep e nd e nt Full D uplex channels ■ NRZI E n c o d e r/D e co d e r ■ D PLL runs o ff 16x clo ck
|
OCR Scan
|
SL2002*
16xCLK-OUT
16x-CLK
4160-B
nrzi to nrz circuit diagram
SL2002
Logicstar
|
PDF
|
nrz to nrzi decoder
Abstract: 80C152 IN SDLC PROTOCOL IN SDLC PROTOCOL core Transmit Custom Diode
Text: Based on Intel’s 80C152 Global Serial Channel Flexible addressing schemes SDLC Single and double byte address recognition Controller Core Address filtering allowing multicast and broadcast addresses 16-bit CCITT or 32-bit frame check sequence NRZ or NRZI data encoding
|
Original
|
80C152
16-bit
32-bit
8XC152
nrz to nrzi decoder
IN SDLC PROTOCOL
IN SDLC PROTOCOL core
Transmit Custom Diode
|
PDF
|
Evatronix CUSB
Abstract: nrzi encoding in usb ProASIC3 CUSB
Text: Serial Interface Engine o Support full speed devices o Extraction clock and data sig- nals in internal DPLL CUSB o NRZI decoding/encoding Universal Serial Bus Device Controller Core o Bit stuffing/stripping o CRC checking/generation o Interface for an external
|
Original
|
|
PDF
|
Untitled
Abstract: No abstract text available
Text: in te i 82588 HIGH INTEGRATION LOCAL AREA NETWORK CONTROLLER Integrates ISO Layers 1 and 2 — CSMA/CD Medium Access Control MAC — On-Chip Manchester, NRZI Encoding/Decoding — On-Chip Logic Based Collision Detect and Carrier Sense 2 Clocks per Data Transfer
|
OCR Scan
|
|
PDF
|
Untitled
Abstract: No abstract text available
Text: GS9062 HD-LINX II SD-SDI and DVB-ASI Serializer GS9062 Preliminary Data Sheet Key Features Description • SMPTE 259M-C compliant scrambling and NRZ → NRZI encoding with bypass • DVB-ASI sync word insertion and 8b/10b encoding • adjustable loop bandwidth
|
Original
|
GS9062
259M-C
8b/10b
GO1525
|
PDF
|
SDLC synchronous signals
Abstract: 82530 TDA echo
Text: Features • • • • • • • • • • Serial Communication Controller Two Independent Full-duplex Channels Asynchronous and Synchronous Modes MONOSYNC, BISYNC and SDLC Loop Mode Supported SDLC Loop Mode Supported NRZ, NRZI and FM Encoding/Decoding
|
Original
|
|
PDF
|
82530 SCC
Abstract: No abstract text available
Text: infel. 82530/82530-6 SERIAL COMMUNICATIONS CONTROLLER SCC • Two Independent Full Duplex Serial Channels ■ On Chip Crystal Oscillator, Baud-Rate Generator and Digital Phase Locked Loop for Each Channel ■ Programmable for NRZ, NRZI or FM Data Encoding/Decoding
|
OCR Scan
|
CRC-16
40-pin
82530 SCC
|
PDF
|
|
|
3 phase automatic change over switch circuit diagram
Abstract: 267M 352M GS9092 rp 165 ancs
Text: GS9092 GenLINX III 270Mb/s Serializer for SDI and DVB-ASI GS9092 Data Sheet Key Features Description • SMPTE 259M-C compliant scrambling and NRZI to NRZ encoding with bypass • DVB-ASI sync word insertion and 8b/10b encoding • Integrated Cable Driver
|
Original
|
GS9092
270Mb/s
259M-C
8b/10b
3 phase automatic change over switch circuit diagram
267M
352M
rp 165
ancs
|
PDF
|
Untitled
Abstract: No abstract text available
Text: GS9092A GenLINX III 270Mb/s Serializer for SDI and DVB-ASI GS9092A Data Sheet Key Features Description • SMPTE 259M-C compliant scrambling and NRZI to NRZ encoding with bypass • DVB-ASI sync word insertion and 8b/10b encoding • Integrated Cable Driver
|
Original
|
GS9092A
270Mb/s
259M-C
8b/10b
|
PDF
|
GS9062-CF
Abstract: 352M GO1525 GS1532 GS1560A GS1561 GS9060 GS9062
Text: GS9062 HD-LINX II SD-SDI and DVB-ASI Serializer GS9062 Data Sheet Key Features Description • SMPTE 259M-C compliant scrambling and NRZ → NRZI encoding with bypass • DVB-ASI sync word insertion and 8b/10b encoding • adjustable loop bandwidth •
|
Original
|
GS9062
259M-C
8b/10b
GO1525
GS9062-CF
352M
GS1532
GS1560A
GS1561
GS9060
|
PDF
|
8086 8257 DMA controller interfacing
Abstract: interfacing of 8257 with 8086 IC KD 2107 6 PIN 8257 DMA controller intel DMA controller Unit for 80186 8273 dma controller interfacing of 8257 devices with 8085 i8273
Text: in te i 8273 PROGRAMMABLE HDLC/SDLC PROTOCOL CONTROLLER CCITT X.25 Compatible Programmable NRZI Encode/Decode HDLC/SDLC Compatible Two Programmable Modem Control Ports Full Duplex, Half Duplex, or Loop SDLC Operation Digital Phase Locked Loop Clock Recovery
|
OCR Scan
|
|
PDF
|
CY7B9234
Abstract: CY7C9235 CY7C9235A
Text: CY7C9235A SMPTE-259M/DVB-ASI Scrambler/Controller Features This device performs both TRS sync detection and filtering, data scrambling with the SMPTE-259M x9 + ×4 + 1 algorithm, and NRZ-to-NRZI encoding. These functions operate at a 27 MHz character rate. For those systems operating with
|
Original
|
CY7C9235A
SMPTE-259M/DVB-ASI
SMPTE-259M
non-SMPTE-259M
44-pin
10-bit
CY7C9235A
CY7B9234
CY7C9235
|
PDF
|
Z8000
Abstract: WR0-WR15 rx6b
Text: Asynchronous Serial Communications Controller Features • Two independent, 0 to 1M bit/second, full-duplex channels, each with a separate crystal oscillator and baud rate generator. ■ Programmable ior NRZ, NRZI, of FM data encoding. ■ Local Loopback and Auto Echo modes.
|
OCR Scan
|
Z8031
Z8031A
Z8000
WR0-WR15
rx6b
|
PDF
|
82530-6
Abstract: 82530 SCC
Text: in tj 82530/ 82530-6 SERIAL COMMUNICATIONS CONTROLLER SCC • Two Independent Full Duplex Serial Channels ■ On Chip Crystal Oscillator, Baud-Rate Generator and Digital Phase Locked Loop for Each Channel ■ Programmable for NRZ, NRZI or FM Data Encoding/Decoding
|
OCR Scan
|
CRC-16
40-pin
82530-6
82530 SCC
|
PDF
|
IN SDLC PROTOCOL
Abstract: 80C152
Text: Based on Intel’s 80C152 Global Serial Channel SDLC Controller Core Flexible addressing schemes Single and double byte address recognition Address filtering allowing multicast and broadcast addresses 16-bit CCITT or 32-bit frame check sequence NRZ or NRZI data encoding
|
Original
|
80C152
16-bit
32-bit
8XC152
IN SDLC PROTOCOL
|
PDF
|
Untitled
Abstract: No abstract text available
Text: GS1532 HD-LINX II Multi-Rate Serializer GS1532 Preliminary Data Sheet Key Features Description • SMPTE 292M and SMPTE 259M-C compliant scrambling and NRZ → NRZI encoding with bypass • DVB-ASI sync word insertion and 8b/10b encoding • user selectable additional processing features
|
Original
|
GS1532
GS1532
259M-C
8b/10b
GO1525
|
PDF
|
MUSBFSFC
Abstract: vhdl code for 4 channel dma controller verilog code for amba ahb bus crc verilog code 16 bit AMBA BUS vhdl code vhdl code dma controller verilog code AMBA AHB verilog code for dma controller verilog code 3 bit CRC ahb bridge
Text: Inventra MUSBFSFC USB 1.1 Full-Speed Function Controller DMA Requests Endpoint Control EP0 Control EP1 - 15 Control IN IN CPU Interface OUTIN Interrupt Control Interrupts EP Reg. Decoder Combine Endpoints RAM Controller DPLL USB NRZI Bit Stuff CRC Packet
|
Original
|
1300/channel)
PD-40104
003a-FO
MUSBFSFC
vhdl code for 4 channel dma controller
verilog code for amba ahb bus
crc verilog code 16 bit
AMBA BUS vhdl code
vhdl code dma controller
verilog code AMBA AHB
verilog code for dma controller
verilog code 3 bit CRC
ahb bridge
|
PDF
|
