Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    RAM FAMILY Search Results

    RAM FAMILY Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    PXAG30KFBD Rochester Electronics LLC PXAG30 - XA 16-bit microcontroller family 512B RAM, watchdog, 2 UART Visit Rochester Electronics LLC Buy
    PXAG30KBA Rochester Electronics LLC PXAG30 - XA 16-bit microcontroller family 512B RAM, watchdog, 2 UART Visit Rochester Electronics LLC Buy
    MC68020CEH25E-G Rochester Electronics LLC Microprocessor, 32-Bit, MC68000 Family Visit Rochester Electronics LLC Buy
    MC68020ERC25/B Rochester Electronics LLC Microprocessor, 32-Bit, MC68000 Family Visit Rochester Electronics LLC Buy
    EP1800GM-75/B Rochester Electronics LLC EP1800 - Classic Family EPLD Visit Rochester Electronics LLC Buy

    RAM FAMILY Datasheets Context Search

    Catalog Datasheet MFG & Type Document Tags PDF

    switching noise cancelling circuit

    Abstract: DC-20 MI-200 MI-J00 VI-J00 megamod
    Text: 15. Ripple Attenuator Module RAM / MI-RAM Design Guide & Applications Manual For VI-200 and VI-J00 Family DC-DC Converters and Configurable Power Supplies OVERVIEW The RAM / MI-RAM is an accessory product for VI- / MI-200, VI- / MI-J00, MegaMod /MI-MegaMod, ComPAC / MIComPAC and FlatPAC. It reduces line frequency related


    Original
    VI-200 VI-J00 MI-200, MI-J00, VI-J00) DC-20 MI-200 switching noise cancelling circuit MI-200 MI-J00 megamod PDF

    RAM32X2S

    Abstract: XAPP464 RAM64X1S vhdl code for 8 bit ram SRL16 Spartan 3E VHDL code RAMX "Single-Port RAM" RAM16X1D
    Text: Application Note: Spartan-3 FPGA Family Using Look-Up Tables as Distributed RAM in Spartan-3 Generation FPGAs R XAPP464 v2.0 March 1, 2005 Summary Each Spartan -3, Spartan-3L, or Spartan-3E Configurable Logic Block (CLB) contains up to 64 bits of single-port RAM or 32 bits of dual-port RAM. This RAM is distributed throughout the


    Original
    XAPP464 com/bvdocs/publications/ds099-2 RAM32X2S XAPP464 RAM64X1S vhdl code for 8 bit ram SRL16 Spartan 3E VHDL code RAMX "Single-Port RAM" RAM16X1D PDF

    GE133

    Abstract: cdva AT75C AT75C220 AT75C320 GT Plus Oncore "vector instructions" saturation FS Oncore
    Text: Features • • • • • • • • • • • Fully Autonomous DSP System 16-bit Fixed-point OakDSPCore 24K x 16 of Uploadable Program RAM 16K x 16 of Data RAM 2K x 16 of X-RAM 2K x 16 of Y-RAM X-RAM and Y-RAM Accessible within the Same Cycle JTAG Interface Available on AT75C220 and AT75C320


    Original
    16-bit AT75C220 AT75C320 AT75C 16-bit, 1368B GE133 cdva AT75C320 GT Plus Oncore "vector instructions" saturation FS Oncore PDF

    74244 uses and functions

    Abstract: MC012 TTL 74373 p41al TI 74244 74244 ph43 MC012-0C
    Text: IC89E54/58/64 8-BITS SINGLE MICROCONTROLLER with 16/32/64-Kbytes of FLASH, 256 byte +512 byte RAM FEATURES GENERAL DESCRIPTION • 80C52 based architecture • 256 Byte RAM internal RAM and 512 Bytes auxiliary RAM available • Three 16-bit Timer/Counters


    Original
    IC89E54/58/64 16/32/64-Kbytes 80C52 16-bit IC89E54, IC89E58, IC89E64 IC89E54/58/64 80C51 74244 uses and functions MC012 TTL 74373 p41al TI 74244 74244 ph43 MC012-0C PDF

    74244

    Abstract: MC012 p41al pin configuration 74373 1237h ph43 80C51 80C52 IC89E54 IC89E58
    Text: IC89E54/58/64 8-BITS SINGLE MICROCONTROLLER with 16/32/64-Kbytes of FLASH, 256 byte +512 byte RAM FEATURES GENERAL DESCRIPTION • 80C52 based architecture • 256 Byte RAM internal RAM and 512 Bytes auxiliary RAM available • Three 16-bit Timer/Counters


    Original
    IC89E54/58/64 16/32/64-Kbytes 80C52 16-bit IC89E54, IC89E58, IC89E64 IC89E54/58/64 80C51 74244 MC012 p41al pin configuration 74373 1237h ph43 IC89E54 IC89E58 PDF

    4946

    Abstract: CY7C1041B CY7C1046B CY7C1049B JESD22 MIL-STD-883 PRESSURE COOKER
    Text: Cypress Semiconductor Product/Technology Qualification Report QTP# 000301 VERSION 1.0 May, 2000 4 Meg Asynchronous RAM R52D-5R Technology, Fab 4 CY7C1041B 256K x 16 Static RAM CY7C1046B 1M x 4 Static RAM CY7C1049B 512K x 8 Static RAM CYPRESS TECHNICAL CONTACT FOR QUALIFICATION DATA:


    Original
    R52D-5R CY7C1041B CY7C1046B CY7C1049B CY7C149B CY7C1049B-VC 4946 CY7C1041B CY7C1046B CY7C1049B JESD22 MIL-STD-883 PRESSURE COOKER PDF

    msc 1697

    Abstract: DSP56000 DSP56300 DSP56302 DSP56303 d1879 IM 153 y323 Y169 Nippon capacitors
    Text: MOTOROLA Order this document by: DSP56302A/D SEMICONDUCTOR TECHNICAL DATA DSP56302A Advance Information 24-BIT GENERAL PURPOSE DIGITAL SIGNAL PROCESSOR 3 Host Interface HI08 ESSI Interface Program RAM 20480 x 24 or X Data Y Data Program RAM RAM RAM 19456 × 24 and


    Original
    DSP56302A/D DSP56302A 24-BIT DSP56302A DSP56300 msc 1697 DSP56000 DSP56302 DSP56303 d1879 IM 153 y323 Y169 Nippon capacitors PDF

    msc 1697

    Abstract: el 198 Response AA0482 mz 1540 switching supply pcr 606 r hasp bb a Nippon capacitors TRANSISTOR MOTOROLA MAC 223 WL 431 DSP56300
    Text: MOTOROLA Order this document by: DSP56302/D SEMICONDUCTOR TECHNICAL DATA DSP56302 Advance Information 24-BIT DIGITAL SIGNAL PROCESSOR 3 SCI Interface Program RAM 20480 x 24 or X Data Y Data Program RAM RAM RAM 19456 × 24 and × × 24 7168 24 7168 Instruction


    Original
    DSP56302/D DSP56302 24-BIT DSP56302 DSP56300 msc 1697 el 198 Response AA0482 mz 1540 switching supply pcr 606 r hasp bb a Nippon capacitors TRANSISTOR MOTOROLA MAC 223 WL 431 PDF

    356-pin

    Abstract: T1000 video server silicon power 2GB Tarari PCIE1
    Text: Product Brief Tarari T1000 Content Processors Video Server, and VTR Applications F e at u r e s n RAM-Less Operation – Shares host memory at sub 1Gb/s – no directly attached RAM required n Single RAM Operation – Single attached RAM boosts performance


    Original
    T1000 100Mbps PB07-040 356-pin T1000 video server silicon power 2GB Tarari PCIE1 PDF

    PC 845 MOTHERBOARD CIRCUIT diagram

    Abstract: INTERFACING OF SEVEN SEGMENT DISPLAY WITH 8051 intel 845 MOTHERBOARD pcb CIRCUIT diagram PC MOTHERBOARD intel 845 circuit diagram intel 8250 UART countdown timer using 8051 microcontroller PC MOTHERBOARD CIRCUIT diagram PC 845 MOTHERBOARD SERVICE MANUAL program with flowchart of countdown timer in 8051 microcontroller 8051 application of alarm clock
    Text: USER’S GUIDE • Dedicated memory bus, preserving four 8–bit ports SECTION 1: INTRODUCTION The Secure Microcontroller family is a line of 8051–compatible devices that utilize nonvolatile RAM NV RAM rather than ROM for program storage. The use of NV RAM allows the design of a “soft” microcontroller which provides a number of unique features to


    Original
    DS2250 DS9075 DS9076 PC 845 MOTHERBOARD CIRCUIT diagram INTERFACING OF SEVEN SEGMENT DISPLAY WITH 8051 intel 845 MOTHERBOARD pcb CIRCUIT diagram PC MOTHERBOARD intel 845 circuit diagram intel 8250 UART countdown timer using 8051 microcontroller PC MOTHERBOARD CIRCUIT diagram PC 845 MOTHERBOARD SERVICE MANUAL program with flowchart of countdown timer in 8051 microcontroller 8051 application of alarm clock PDF

    Untitled

    Abstract: No abstract text available
    Text: CRD89C51R Data Sheet Rev 1.0 Technologies Inc. CRD89C51R 8-bit microcontroller with 4KB Flash and 256B RAM Product List CRD89L51R-25, 3V, 25MHz, 4KB Flash 256B RAM CRD89C51R-25, 5V, 25MHz, 4KB Flash 256B RAM


    Original
    CRD89C51R CRD89L51R-25, 25MHz, CRD89C51R-25, CRD89C51R-40, 40MHz, CRD89C51R 4261-A14 PDF

    mk48t08

    Abstract: DS1644 DS1644LPM
    Text: DS1644LPM DS1644LPM Nonvolatile Timekeeping RAM FEATURES PIN ASSIGNMENT • Upward compatible with the DS1643AL Timekeeping RAM to achieve higher RAM density • Integrated NV SRAM, real time clock, crystal, power– fail control circuit and lithium energy source


    Original
    DS1644LPM DS1643AL DS1644L DS1644LPM mk48t08 DS1644 PDF

    qimonda gddr3

    Abstract: gddr3 HYB18H1G321
    Text: October 2008 HYB18H1G321A2F–08 HYB18H1G321A2F–10 HYB18H1G321A2F–14 GDDR3 Graphics RAM 1-Gbit GDDR3 Graphics RAM EU RoHS compliant Advance Internet Data Sheet Rev. 0.61 Advance Internet Data Sheet HYB18H1G321A2F 1-Gbit GDDR3 Graphics RAM HYB18H1G321A2F–08, HYB18H1G321A2F–10, HYB18H1G321A2F–14


    Original
    HYB18H1G321A2F 2008-r qimonda gddr3 gddr3 HYB18H1G321 PDF

    flex 10k20

    Abstract: 10K30 10K50 10K70 16X2 XC4000E
    Text: APPLICATION BRIEF XC4000E Select-RAM : Maximum Configurability  XBRF 003 July 11, 1996 Version 1.0 Application Brief Summary XC4000E Select-RAM™: Maximum Configurability Xilinx Family XC4000E/EX Introduction Configuring FPGA Memory for various design specific


    Original
    XC4000E XC4000E/EX XC4000E/EX flex 10k20 10K30 10K50 10K70 16X2 PDF

    XA-G37

    Abstract: SCR Handbook, General electric
    Text: INTEGRATED CIRCUITS XA-G39 XA 16-bit microcontroller family 32K FLASH/1K RAM, watchdog, 2 UARTs Preliminary data Philips Semiconductors 2002 Mar 13 Philips Semiconductors Preliminary data XA 16-bit microcontroller family 32K Flash/1K RAM, watchdog, 2 UARTs


    Original
    XA-G39 16-bit XA-G39 80C51 XA-G37 SCR Handbook, General electric PDF

    S29AL

    Abstract: S71AL016D S71AL016D02-BF S71AL016D02-T7 S71AL016D02-TF
    Text: S71AL016D based MCPs Stacked Multi-Chip Product MCP Flash Memory and RAM 16 Megabit (1 M x 16-bit) CMOS 3.0 Volt-only Flash Memory and 2 Megabit (128K x 16-bit) Static RAM/ Pseudo Static RAM ADVANCE INFORMATION Distinctive Characteristics MCP Features „


    Original
    S71AL016D 16-bit) S71AL S29AL S71AL016is S71AL016D02-BF S71AL016D02-T7 S71AL016D02-TF PDF

    MK48T08

    Abstract: DS1643 DS1643-150
    Text: DS1643 DS1643 Nonvolatile Timekeeping RAM FEATURES PIN ASSIGNMENT • Form, fit, and function compatible with the MK48T08 Timekeeping RAM • Integrated NV SRAM, real time clock, crystal, power– fail control circuit and lithium energy source • Standard JEDEC bytewide 8K x 8 static RAM pinout


    Original
    DS1643 MK48T08 DS1643 MK48T08 DS1643-150 PDF

    Untitled

    Abstract: No abstract text available
    Text: CY7C1041BNV33 256 K x 16 Static RAM 256 K × 16 Static RAM Features Functional Description • High speed ❐ tAA = 12 ns The CY7C1041BNV33 is a high-performance CMOS Static RAM organized as 262,144 words by 16 bits. ■ Low active power ❐ 612 mW max.


    Original
    CY7C1041BNV33 CY7C1041BNV33 I/O15) PDF

    CY7C1061

    Abstract: No abstract text available
    Text: CY7C10612DV33 16-Mbit 1 M x 16 Static RAM 16-Mbit (1 M × 16) Static RAM Features Functional Description • High speed ❐ tAA = 10 ns The CY7C10612DV33 is a high performance CMOS Static RAM organized as 1,048,576 words by 16 bits. ■ Low active power


    Original
    CY7C10612DV33 16-Mbit CY7C10612DV33 I/O15) CY7C1061 PDF

    Untitled

    Abstract: No abstract text available
    Text: CY7C1046DV33 4-Mbit 1 M x 4 Static RAM 4-Mbit (1 M × 4) Static RAM Features Functional Description • Pin- and function-compatible with CY7C1046CV33 The CY7C1046DV33 is a high-performance CMOS static RAM organized as 1M words by 4 bits. Easy memory expansion is


    Original
    CY7C1046DV33 CY7C1046DV33 PDF

    PBC 6500

    Abstract: R6531 RAM-I-O-Timer RIOT R6532 R6500
    Text: n u g v R6532 RAM-I/Ò-TIMER RIOT Rockwell DESCRIPTION FEATURES The R6532 RAM-I/O-Timer (RIOT) integrates random access memory (RAM), parallel I/O data ports and timer functions into a single peripheral device which operates in conjunction with any CPU in the R6500 microprocessor family. It is comprised


    OCR Scan
    R6532 R6500 40-PIN PBC 6500 R6531 RAM-I-O-Timer RIOT PDF

    IDT71502

    Abstract: IDT71502S25 IDT49C402 IDT39C10 1DT74FCT programmable pipeline microcode memory 71502
    Text: CM O S STATIC RAM 64K 4 K x 16-BIT REGISTERED RAM w /S P C 1 IDT 71502S IDT 71502L FEATURES: DESCRIPTION: • 4K x 16 RAM with registered outputs, serial or parallel load and readback capability In only 48 pins • Serial Protocol Channel allows serial load and readback of RAM


    OCR Scan
    16-BIT) MIL-STD-883, 48-Lead 52-Lead IDT71502 IDT71502S25 IDT49C402 IDT39C10 1DT74FCT programmable pipeline microcode memory 71502 PDF

    Untitled

    Abstract: No abstract text available
    Text: in te i" RAM 2104A FAMILY 4096 x 1 BIT DYNAMIC RAM 2104A-2 Max. Access Time ns 150 200 250 300 Read, W rite Cycle <ns) 320 375 375 425 35 32 30 30 Max. IDD (mA) 2104A-3 2104A-4 2104A-1 • Refresh Period: 2 ms ■ Highest Density 4K RAM Industry Stan­ dard 16 Pin Package


    OCR Scan
    104A-1 104A-2 104A-3 104A-4 462mW PDF

    HMC 713

    Abstract: Matra-Harris Matra-Harris Semiconductor Multibus arbitration protocol Multibus ii protocol HMC-6207
    Text: Ml I f l l l P SEPTEMBER 1988 DATA SHEET_ HMC-6207 CMOS DUAL-PORT RAM CONTROLLER FEATURES • MANAGES RAM ACCESSES FROM TWO INDEPENDENT PROCESSORS. • RAM SIZE MAY BE 8 OR 16-BITS IRRESPECTIVE OF PROCESSORS. • CONTROL OF ALL ADDRESS/DATA


    OCR Scan
    HMC-6207 16-BITS 80C86 80C88 16-BITS. HMC 713 Matra-Harris Matra-Harris Semiconductor Multibus arbitration protocol Multibus ii protocol HMC-6207 PDF