SCHMITT-TRIGGER application
Abstract: 74LVC74A
Text: INTEGRATED CIRCUITS 74LVC74A Dual D-type flip-flop with set and reset; positive-edge trigger Product specification IC24 Data Handbook Philips Semiconductors 1998 Jun 17 Philips Semiconductors Product Specification Dual D-type flip-flop with set and reset;
|
Original
|
74LVC74A
74LVC74A
SCHMITT-TRIGGER application
|
PDF
|
74ALS
Abstract: 74ALS74 74ALS74A 74ALS74AD 74ALS74ADB 74ALS74AN
Text: INTEGRATED CIRCUITS 74ALS74A Dual D-type flip-flop with set and reset Product specification IC05 Data Handbook Philips Semiconductors 1996 Jul 01 Philips Semiconductors Product specification Dual D-type flip-flop with set and reset DESCRIPTION ORDERING INFORMATION
|
Original
|
74ALS74A
74ALS74
DIP14:
OT27-1
OT108-1
74ALS
74ALS74A
74ALS74AD
74ALS74ADB
74ALS74AN
|
PDF
|
MNA423
Abstract: 74AHC74 pin diagram
Text: INTEGRATED CIRCUITS DATA SHEET 74AHC74; 74AHCT74 Dual D-type flip-flop with set and reset; positive-edge trigger Product specification File under Integrated Circuits, IC06 1999 Aug 05 Philips Semiconductors Product specification Dual D-type flip-flop with set and reset;
|
Original
|
74AHC74;
74AHCT74
EIA/JESD22-A114-A
EIA/JESD22-A115-A
74AHC/AHCT74
245002/01/pp20
MNA423
74AHC74 pin diagram
|
PDF
|
74LV74
Abstract: 74LV74PW 74LV74 Philips
Text: INTEGRATED CIRCUITS 74LV74 Dual D-type flip-flop with set and reset; positive-edge trigger Product specification IC24 Data Handbook Philips Semiconductors 1996 Nov 07 Philips Semiconductors Product specification Dual D-type flip-flop with set and reset; positive edge-trigger
|
Original
|
74LV74
74LV74
74HC/HCT74.
74LV74PW
74LV74 Philips
|
PDF
|
MNA423
Abstract: No abstract text available
Text: INTEGRATED CIRCUITS DATA SHEET 74ALVC74 Dual D-type flip-flop with set and reset; positive-edge trigger Preliminary specification File under Integrated Circuits, IC24 2002 Apr 17 Philips Semiconductors Preliminary specification Dual D-type flip-flop with set and reset;
|
Original
|
74ALVC74
JESD8B/JESD36
MNA423
|
PDF
|
Untitled
Abstract: No abstract text available
Text: UNISONIC TECHNOLOGIES CO., LTD U74HC74 CMOS IC DUAL D FLIP-FLOP WITH SET AND RESET,POSITIVE-EDGEN TRIGGER DESCRIPTION The U74HC74 contains dual D flip-flops and each flip-flop has independent DATA, SET , RESET and clock inputs and complementary outputs Q and Q . A low level at appropriate
|
Original
|
U74HC74
U74HC74
U74HC74G-P14-R
U74HC74G-S14-R
TSSOP-14
OP-14
QW-R502-385
|
PDF
|
MNA423
Abstract: 74LVC74
Text: INTEGRATED CIRCUITS DATA SHEET 74ALVC74 Dual D-type flip-flop with set and reset; positive-edge trigger Product specification 2002 Nov 15 Philips Semiconductors Product specification Dual D-type flip-flop with set and reset; positive-edge trigger 74ALVC74
|
Original
|
74ALVC74
JESD8B/JESD36
EIA/JESD22-A114-A
EIA/JESD22-A115-A
SCA74
613508/01/pp20
MNA423
74LVC74
|
PDF
|
marking V74
Abstract: No abstract text available
Text: INTEGRATED CIRCUITS DATA SHEET 74LVC1G74 Single D-type flip-flop with set and reset; positive edge trigger Product specification 2004 Feb 02 Philips Semiconductors Product specification Single D-type flip-flop with set and reset; positive edge trigger 74LVC1G74
|
Original
|
74LVC1G74
JESD8B/JESD36
EIA/JESD22-A114-A
EIA/JESD22-A115-A
SCA76
R20/01/pp17
marking V74
|
PDF
|
smd transistor 2Q
Abstract: MNA423 74ALVC74 74ALVC74D 74ALVC74PW TSSOP14
Text: INTEGRATED CIRCUITS DATA SHEET 74ALVC74 Dual D-type flip-flop with set and reset; positive-edge trigger Product specification Supersedes data of 2002 Nov 15 2003 Jan 24 Philips Semiconductors Product specification Dual D-type flip-flop with set and reset;
|
Original
|
74ALVC74
74ALVC74
JESD8B/JESD36
SCA75
613508/02/pp20
smd transistor 2Q
MNA423
74ALVC74D
74ALVC74PW
TSSOP14
|
PDF
|
MNA423
Abstract: MDB105 Z148
Text: INTEGRATED CIRCUITS DATA SHEET 74LVC74A Dual D-type flip-flop with set and reset; positive-edge trigger Product specification Supersedes data of 2002 Jun 18 2003 Feb 28 Philips Semiconductors Product specification Dual D-type flip-flop with set and reset;
|
Original
|
74LVC74A
EIA/JESD22-A114-A
EIA/JESD22-A115-A
74LVC74A
MNA423
MDB105
Z148
|
PDF
|
MDB105
Abstract: sot762 footprint MNA423 74ALVC74 74ALVC74BQ 74ALVC74D 74ALVC74PW DHVQFN14 TSSOP14 2SD92
Text: INTEGRATED CIRCUITS DATA SHEET 74ALVC74 Dual D-type flip-flop with set and reset; positive-edge trigger Product specification Supersedes data of 2003 Jan 24 2003 May 26 Philips Semiconductors Product specification Dual D-type flip-flop with set and reset;
|
Original
|
74ALVC74
74ALVC74
JESD8B/JESD36
SCA75
613508/03/pp20
MDB105
sot762 footprint
MNA423
74ALVC74BQ
74ALVC74D
74ALVC74PW
DHVQFN14
TSSOP14
2SD92
|
PDF
|
74LVC109
Abstract: 74LVC109PW
Text: INTEGRATED CIRCUITS 74LVC109 Dual JK flip-flop with set and reset; positive-edge trigger Product specification Supersedes data of 1997 Mar 18 IC24 Data Handbook Philips Semiconductors 1998 Apr 28 Philips Semiconductors Product specification Dual JK flip-flop with set and reset; positive-edge trigger
|
Original
|
74LVC109
74LVC109
74HC/HCT109.
74LVC109PW
|
PDF
|
T flip flop IC
Abstract: Toggle flip flop IC T Flip-Flop D flip flop IC ECL D flip flop 12 V T flip flop IC R S Flip Flop Latch MC100ES6030 MC100ES6030DW MC100ES6030DWR2
Text: MOTOROLA Freescale Semiconductor, Inc. SEMICONDUCTOR TECHNICAL DATA Order Number: MC100ES6030 Rev 0, 10/2003 DATA SHEET Preliminary Information 2.5/3.3V ECL DTriple D with Flip- Flop 2.5/3.3V ECL Triple Flip-Flop Set and Reset with Set and Reset MC100ES6030
|
Original
|
MC100ES6030
MC100ES6030
20-LEAD
199707558G
T flip flop IC
Toggle flip flop IC
T Flip-Flop
D flip flop IC
ECL D flip flop
12 V T flip flop IC
R S Flip Flop Latch
MC100ES6030DW
MC100ES6030DWR2
|
PDF
|
74LV74
Abstract: 74LV74PW ncp 1002
Text: INTEGRATED CIRCUITS 74LV74 Dual D-type flip-flop with set and reset; positive-edge trigger Product specification Supersedes data of 1996 Nov 07 IC24 Data Handbook Philips Semiconductors 1998 Apr 20 Philips Semiconductors Product specification Dual D-type flip-flop with set and reset;
|
Original
|
74LV74
74LV74
74HC/HCT74.
74LV74PW
ncp 1002
|
PDF
|
|
|
Untitled
Abstract: No abstract text available
Text: June 1997 Dual J-K Flip-Flop with Set and Reset File Number 3773 Functional Diagram The CD54HC109F3A and CD54HCT109F3A are dual J-K flip-flops with set and reset. The flip-flop changes state with the positive transition of Clock 1CP and 2CP . The flip-flop is set and reset by active-low S and R,
|
OCR Scan
|
CD54HC109F3A
CD54HCT109F3A
360nA
1000ns
500ns
400ns
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Philips Semiconductors Product specification Dual D-type flip-flop with set and reset ORDERING INFORMATION DESCRIPTION The 74ALS74 is a dual positive edge-triggered D-type flip-flop featuring individual data, clock, set, and reset inputs; also true and complementary outputs. Set SD and reset (RD) are asynchronous
|
OCR Scan
|
74ALS74A
74ALS74
|
PDF
|
74ALS74AN
Abstract: No abstract text available
Text: Philips Semiconductors Product specification Dual D-type flip-flop with set and reset ORDERING INFORMATION DESCRIPTION The 74ALS74 is a dual positive edge-triggered D-type flip-flop featuring individual data, clock, set, and reset inputs; also true and complementary outputs. Set 5D and reset (RD) are asynchronous
|
OCR Scan
|
74ALS74A
74ALS74
500ns
74ALS
74ALS74AN
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 74LVC74A Dual D-type flip-flop with set and reset; positive-edge trigger Product specification IC24 Data Handbook Philips Semiconductors 1998 Jun 17 PHILIPS PHILIPS Philips Semiconductors Product Specification Dual D-type flip-flop with set and reset; positive-edge trigger
|
OCR Scan
|
74LVC74A
74LVC74A
|
PDF
|
54S112
Abstract: totempole d2302
Text: Signetics 54S 112 Flip-Flop Dual J-K Edge-Triggered Flip-Flop Product Specification Military Logic Products DESCRIPTION The 54S112 is a dual J-K negative edge-triggered flip-flop featuring individu al J, K, Clock, Set and Reset inputs. The Set 5d and Reset (RD) inputs, when Low,
|
OCR Scan
|
54S112
54S112
54SXXX
500ns
1N916
1N3064,
totempole
d2302
|
PDF
|
Untitled
Abstract: No abstract text available
Text: ASSESS? CD74HC109, CD74HCT109 Dual J - K Flip-Flop with S e t and Reset Positive-Edge Trigger March 1998 Features Description • Asynchronous Set and Reset The Harris CD74HC109 and CD74HCT109 are dual J-K flipflops with set and reset. The flip-flop changes state with the
|
OCR Scan
|
60MHz
|
PDF
|
AJ7T
Abstract: No abstract text available
Text: Philips Semiconductors Military FAST Products Product specification Flip-flop 54F112 DESCRIPTION ORDERING INFORMATION The 54F112 is a dual J-K negative edge-triggered flip-flop featuring individual J, K, Clock, Set and Reset inputs. The Set <5d and Reset
|
OCR Scan
|
54F112
54F112
500ns
AJ7T
|
PDF
|
54f112
Abstract: 54F112/BEA GDFP2-F16 GDIP1-T16
Text: Philips Semiconductors Military FAST Products Product specification Flip-flop 54F112 DESCRIPTION ORDERING INFORMATION The 54F112 is a dual J-K negative edge-lriggered flip-flop featuring individual J, K, Clock, Set and Reset inputs. The Set 5 q and Reset
|
OCR Scan
|
54F112
54F112
500ns
711Dfl2b
54F112/BEA
GDFP2-F16
GDIP1-T16
|
PDF
|
74LS412
Abstract: 74LS41 74ls112n 74LS112D 74ls112 pin configuration 74LS112
Text: 74LS112, S112 Signetics Flip-Flops Dual J-K Edge-Triggered Flip-Flop Product Specification Logic Products DESCRIPTION The '112 is a dual J-K negative edgetriggered flip-flop featuring individual J, K, Clock, Set and Reset inputs. The Set So and Reset (R q) inputs, when LOW,
|
OCR Scan
|
74LS112,
500ns
500ns
74LS412
74LS41
74ls112n
74LS112D
74ls112 pin configuration
74LS112
|
PDF
|
74ls112 pin configuration
Abstract: 74ls112 function table 74LS112 74S112
Text: Signetics 74LS112, S112 Flip-Flops Dual J-K Edge-Triggered Flip-Flop Product Specification Logic Products DESCRIPTION The '112 is a dual J-K negative edgetriggered flip-flop featuring individual J, K, Clock, Set and Reset inputs. The Set So and Reset (R q) inputs, when LOW,
|
OCR Scan
|
74LS112,
1N916,
1N3064,
500ns
500ns
74ls112 pin configuration
74ls112 function table
74LS112
74S112
|
PDF
|
