Signal Path Designer
Abstract: No abstract text available
Text: SN74GTLP1394 2-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVER WITH SPLIT LVTTL PORT, FEEDBACK PATH, AND SELECTABLE POLARITY www.ti.com SCES286F – OCTOBER 1999 – REVISED APRIL 2005 FEATURES • • • • • • RGY PACKAGE TOP VIEW D, DGV, OR PW PACKAGE
|
Original
|
PDF
|
SN74GTLP1394
SCES286F
Signal Path Designer
|
GP394
Abstract: Signal Path Designer
Text: SN74GTLP1394 2-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVER WITH SPLIT LVTTL PORT, FEEDBACK PATH, AND SELECTABLE POLARITY www.ti.com SCES286F – OCTOBER 1999 – REVISED APRIL 2005 FEATURES • • • • • • RGY PACKAGE TOP VIEW D, DGV, OR PW PACKAGE
|
Original
|
PDF
|
SN74GTLP1394
SCES286F
GP394
Signal Path Designer
|
GP394
Abstract: Signal Path Designer
Text: SN74GTLP1394 2-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVER WITH SPLIT LVTTL PORT, FEEDBACK PATH, AND SELECTABLE POLARITY www.ti.com SCES286F – OCTOBER 1999 – REVISED APRIL 2005 FEATURES • • • • • • RGY PACKAGE TOP VIEW D, DGV, OR PW PACKAGE
|
Original
|
PDF
|
SN74GTLP1394
SCES286F
GP394
Signal Path Designer
|
GP394
Abstract: SN74GTLP1394 SN74GTLP1394D SN74GTLP1394DR SN74GTLP1394RGYR A115-A C101 signal path designer
Text: SN74GTLP1394 2-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVER WITH SPLIT LVTTL PORT, FEEDBACK PATH, AND SELECTABLE POLARITY SCES286F – OCTOBER 1999 – REVISED APRIL 2003 D D D D D RGY PACKAGE TOP VIEW D, DGV, OR PW PACKAGE (TOP VIEW) OEBY Y1 Y2
|
Original
|
PDF
|
SN74GTLP1394
SCES286F
000-V
A114-A)
A115-A)
GP394
SN74GTLP1394
SN74GTLP1394D
SN74GTLP1394DR
SN74GTLP1394RGYR
A115-A
C101
signal path designer
|
GP394
Abstract: A115-A C101 SN74GTLP1394 SN74GTLP1394D SN74GTLP1394DR signal path designer
Text: SN74GTLP1394 2-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVER WITH SPLIT LVTTL PORT, FEEDBACK PATH, AND SELECTABLE POLARITY SCES286C – OCTOBER 1999 – REVISED JANUARY 2001 D D D D D D D D D D D D D, DGV, OR PW PACKAGE TOP VIEW TI-OPC Circuitry Limits Ringing on
|
Original
|
PDF
|
SN74GTLP1394
SCES286C
GP394
A115-A
C101
SN74GTLP1394
SN74GTLP1394D
SN74GTLP1394DR
signal path designer
|
A115-A
Abstract: C101 SN74GTLP1394 SN74GTLP1394D SN74GTLP1394DR SN74GTLP1394RGYR Signal Path Designer
Text: SN74GTLP1394 2-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVER WITH SPLIT LVTTL PORT, FEEDBACK PATH, AND SELECTABLE POLARITY www.ti.com SCES286F – OCTOBER 1999 – REVISED APRIL 2005 FEATURES • • • • • • RGY PACKAGE TOP VIEW D, DGV, OR PW PACKAGE
|
Original
|
PDF
|
SN74GTLP1394
SCES286F
000-V
A114-A)
A115-A)
A115-A
C101
SN74GTLP1394
SN74GTLP1394D
SN74GTLP1394DR
SN74GTLP1394RGYR
Signal Path Designer
|
Signal Path Designer
Abstract: No abstract text available
Text: SN74GTLP1394 2-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVER WITH SPLIT LVTTL PORT, FEEDBACK PATH, AND SELECTABLE POLARITY www.ti.com SCES286F – OCTOBER 1999 – REVISED APRIL 2005 FEATURES • • • • • • RGY PACKAGE TOP VIEW D, DGV, OR PW PACKAGE
|
Original
|
PDF
|
SN74GTLP1394
SCES286F
Signal Path Designer
|
A115-A
Abstract: C101 SN74GTLP1394 SN74GTLP1394D SN74GTLP1394DR SN74GTLP1394RGYR Signal Path Designer
Text: SN74GTLP1394 2-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVER WITH SPLIT LVTTL PORT, FEEDBACK PATH, AND SELECTABLE POLARITY www.ti.com SCES286F – OCTOBER 1999 – REVISED APRIL 2005 FEATURES • • • • • • RGY PACKAGE TOP VIEW D, DGV, OR PW PACKAGE
|
Original
|
PDF
|
SN74GTLP1394
SCES286F
000-V
A114-A)
A115-A)
A115-A
C101
SN74GTLP1394
SN74GTLP1394D
SN74GTLP1394DR
SN74GTLP1394RGYR
Signal Path Designer
|
SN74GTLP1394
Abstract: TSB14C01A
Text: SN74GTLP1394 2-BIT LVTTL-TO-GTL+ ADJUSTABLE-EDGE-RATE BUS TRANSCEIVER WITH SELECTABLE POLARITY SCES286 – OCTOBER 1999 D D D D D D D D, DGV, OR PW PACKAGE TOP VIEW Bidirectional Interface Between GTL+ Signal Levels and LVTTL Logic Levels LVTTL Interfaces Are 5-V Tolerant
|
Original
|
PDF
|
SN74GTLP1394
SCES286
SN74GTLP1394
TSB14C01A
|
Untitled
Abstract: No abstract text available
Text: SN74GTLP1394 2-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVER WITH SPLIT LVTTL PORT, FEEDBACK PATH, AND SELECTABLE POLARITY www.ti.com SCES286F – OCTOBER 1999 – REVISED APRIL 2005 FEATURES • • • • • • RGY PACKAGE TOP VIEW D, DGV, OR PW PACKAGE
|
Original
|
PDF
|
SN74GTLP1394
SCES286F
000-V
A114-A)
A115-A)
|
Signal Path Designer
Abstract: No abstract text available
Text: SN74GTLP1394 2-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVER WITH SPLIT LVTTL PORT, FEEDBACK PATH, AND SELECTABLE POLARITY www.ti.com SCES286F – OCTOBER 1999 – REVISED APRIL 2005 FEATURES • • • • • • RGY PACKAGE TOP VIEW D, DGV, OR PW PACKAGE
|
Original
|
PDF
|
SN74GTLP1394
SCES286F
Signal Path Designer
|
Signal Path Designer
Abstract: No abstract text available
Text: SN74GTLP1394 2-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVER WITH SPLIT LVTTL PORT, FEEDBACK PATH, AND SELECTABLE POLARITY www.ti.com SCES286F – OCTOBER 1999 – REVISED APRIL 2005 FEATURES • • • • • • RGY PACKAGE TOP VIEW D, DGV, OR PW PACKAGE
|
Original
|
PDF
|
SN74GTLP1394
SCES286F
Signal Path Designer
|
Untitled
Abstract: No abstract text available
Text: SN74GTLP1394 2-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVER WITH SELECTABLE POLARITY SCES286A – OCTOBER 1999 – REVISED MAY 2000 D D D D D D D D D, DGV, OR PW PACKAGE TOP VIEW TI-OPC Overshoot Protection Circuitry Limits Ringing on Improperly Terminated
|
Original
|
PDF
|
SN74GTLP1394
SCES286A
TSB14C01A
|
Signal Path Designer
Abstract: No abstract text available
Text: SN74GTLP1394 2-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVER WITH SPLIT LVTTL PORT, FEEDBACK PATH, AND SELECTABLE POLARITY www.ti.com SCES286F – OCTOBER 1999 – REVISED APRIL 2005 FEATURES • • • • • • RGY PACKAGE TOP VIEW D, DGV, OR PW PACKAGE
|
Original
|
PDF
|
SN74GTLP1394
SCES286F
Signal Path Designer
|
|
A115-A
Abstract: C101 SN74GTLP1394 SN74GTLP1394D SN74GTLP1394DR SN74GTLP1394RGYR Signal Path Designer
Text: SN74GTLP1394 2-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVER WITH SPLIT LVTTL PORT, FEEDBACK PATH, AND SELECTABLE POLARITY www.ti.com SCES286F – OCTOBER 1999 – REVISED APRIL 2005 FEATURES • • • • • • RGY PACKAGE TOP VIEW D, DGV, OR PW PACKAGE
|
Original
|
PDF
|
SN74GTLP1394
SCES286F
000-V
A114-A)
A115-A)
A115-A
C101
SN74GTLP1394
SN74GTLP1394D
SN74GTLP1394DR
SN74GTLP1394RGYR
Signal Path Designer
|
Untitled
Abstract: No abstract text available
Text: SN74GTLP1394 2-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVER WITH SPLIT LVTTL PORT, FEEDBACK PATH, AND SELECTABLE POLARITY www.ti.com SCES286F – OCTOBER 1999 – REVISED APRIL 2005 FEATURES • • • • • • RGY PACKAGE TOP VIEW D, DGV, OR PW PACKAGE
|
Original
|
PDF
|
SN74GTLP1394
SCES286F
000-V
A114-A)
A115-A)
|
GP394
Abstract: A115-A C101 SN74GTLP1394 SN74GTLP1394D SN74GTLP1394DR SN74GTLP1394RGYR GP139 Signal Path Designer
Text: SN74GTLP1394 2-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVER WITH SPLIT LVTTL PORT, FEEDBACK PATH, AND SELECTABLE POLARITY www.ti.com SCES286F – OCTOBER 1999 – REVISED APRIL 2005 FEATURES • • • • • • RGY PACKAGE TOP VIEW D, DGV, OR PW PACKAGE
|
Original
|
PDF
|
SN74GTLP1394
SCES286F
000-V
A114-A)
A115-A)
GP394
A115-A
C101
SN74GTLP1394
SN74GTLP1394D
SN74GTLP1394DR
SN74GTLP1394RGYR
GP139
Signal Path Designer
|
GP139
Abstract: GP394 A115-A C101 SN74GTLP1394 SN74GTLP1394D SN74GTLP1394DR SN74GTLP1394RGYR SN74GTL Signal Path DESIGNER
Text: SN74GTLP1394 2-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVER WITH SPLIT LVTTL PORT, FEEDBACK PATH, AND SELECTABLE POLARITY SCES286F – OCTOBER 1999 – REVISED APRIL 2003 D D D D D RGY PACKAGE TOP VIEW D, DGV, OR PW PACKAGE (TOP VIEW) OEBY Y1 Y2
|
Original
|
PDF
|
SN74GTLP1394
SCES286F
000-V
A114-A)
A115-A)
GP139
GP394
A115-A
C101
SN74GTLP1394
SN74GTLP1394D
SN74GTLP1394DR
SN74GTLP1394RGYR
SN74GTL
Signal Path DESIGNER
|
Signal Path Designer
Abstract: No abstract text available
Text: SN74GTLP1394 2-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVER WITH SPLIT LVTTL PORT, FEEDBACK PATH, AND SELECTABLE POLARITY www.ti.com SCES286F – OCTOBER 1999 – REVISED APRIL 2005 FEATURES • • • • • • RGY PACKAGE TOP VIEW D, DGV, OR PW PACKAGE
|
Original
|
PDF
|
SN74GTLP1394
SCES286F
Signal Path Designer
|
A115-A
Abstract: C101 SN74GTLP1394 SN74GTLP1394D SN74GTLP1394DR SN74GTLP1394RGYR signal path designer
Text: SN74GTLP1394 2-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVER WITH SPLIT LVTTL PORT, FEEDBACK PATH, AND SELECTABLE POLARITY SCES286F – OCTOBER 1999 – REVISED APRIL 2003 D D D D D RGY PACKAGE TOP VIEW D, DGV, OR PW PACKAGE (TOP VIEW) OEBY Y1 Y2
|
Original
|
PDF
|
SN74GTLP1394
SCES286F
000-V
A114-A)
A115-A)
A115-A
C101
SN74GTLP1394
SN74GTLP1394D
SN74GTLP1394DR
SN74GTLP1394RGYR
signal path designer
|
Signal path designer
Abstract: cpci backplane schematic
Text: SN74GTLP1394 2-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVER WITH SPLIT LVTTL PORT, FEEDBACK PATH, AND SELECTABLE POLARITY SCES286E – OCTOBER 1999 – REVISED AUGUST 2001 D D D D D D D D D D D D D, DGV, OR PW PACKAGE TOP VIEW TI-OPC Circuitry Limits Ringing on
|
Original
|
PDF
|
SN74GTLP1394
SCES286E
SN74GTLP1394RGYR
SN74GTLP1394
SCEM188A,
SCEJ118,
SN74GTLP1394,
Signal path designer
cpci backplane schematic
|
signal path designer
Abstract: No abstract text available
Text: SN74GTLP1394 2-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVER WITH SPLIT LVTTL PORT, FEEDBACK PATH, AND SELECTABLE POLARITY SCES286E – OCTOBER 1999 – REVISED AUGUST 2001 D D D D D D D D D D D D D, DGV, OR PW PACKAGE TOP VIEW TI-OPC Circuitry Limits Ringing on
|
Original
|
PDF
|
SN74GTLP1394
SCES286E
signal path designer
|
signal path designer
Abstract: No abstract text available
Text: SN74GTLP1394 2-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVER WITH SPLIT LVTTL PORT, FEEDBACK PATH, AND SELECTABLE POLARITY SCES286D – OCTOBER 1999 – REVISED AUGUST 2001 D D D D D D D D D D D D D, DGV, OR PW PACKAGE TOP VIEW TI-OPC Circuitry Limits Ringing on
|
Original
|
PDF
|
SN74GTLP1394
SCES286D
signal path designer
|
Signal Path Designer
Abstract: No abstract text available
Text: SN74GTLP1394 2-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVER WITH SPLIT LVTTL PORT, FEEDBACK PATH, AND SELECTABLE POLARITY www.ti.com SCES286F – OCTOBER 1999 – REVISED APRIL 2005 FEATURES • • • • • • RGY PACKAGE TOP VIEW D, DGV, OR PW PACKAGE
|
Original
|
PDF
|
SN74GTLP1394
SCES286F
Signal Path Designer
|