PB-MXEI2240
Abstract: PB-MXEI2240-J
Text: MXEI2240 240-Output ePaper Gate Driver INTEGRATED CIRCUITS DIVISION Features Description • • • • • • The MXEI2240 is a 240-bit serial shift register, level translator, and high-voltage buffered driver. The shift register is seeded by the CE1, CE2, R/L, SPV, and
|
Original
|
MXEI2240
240-Output
MXEI2240
240-bit
PB-MXEI2240-January
PB-MXEI2240
PB-MXEI2240-J
|
PDF
|
MXEI2300
Abstract: epaper MXEI2300WB seeded
Text: MXEI2300 300-Output ePaper Gate Driver Features Description • • • • • • The MXEI2300 is a 300-bit serial shift register, level translator, and high voltage buffered driver. The shift register is seeded by the CE1, CE2, R/L, SPV, and CKV inputs.
|
Original
|
MXEI2300
300-Output
MXEI2300
300-bit
DS-MXEI2300-8/6/09
epaper
MXEI2300WB
seeded
|
PDF
|
MXEI2240XB
Abstract: MXEI2240
Text: MXEI2240 240-Output ePaper Gate Driver INTEGRATED CIRCUITS DIVISION Features Description • • • • • • The MXEI2240 is a 240-bit serial shift register, level translator, and high-voltage buffered driver. The shift register is seeded by the CE1, CE2, R/L, SPV, and
|
Original
|
240-Output
MXEI2240
MXEI2240
240-bit
PB-MXEI2240-R01
MXEI2240XB
|
PDF
|
Untitled
Abstract: No abstract text available
Text: MXEI2240 240-Output ePaper Gate Driver Features Description • • • • • • The MXEI2240 is a 240-bit serial shift register, level translator, and high-voltage buffered driver. The shift register is seeded by the CE1, CE2, R/L, SPV, and CKV inputs.
|
Original
|
MXEI2240
240-Output
MXEI2240
240-bit
PB-MXEI2240-20110729
|
PDF
|
Untitled
Abstract: No abstract text available
Text: MXEI2300 300-Output ePaper Gate Driver INTEGRATED CIRCUITS DIVISION Features Description • • • • • • The MXEI2300 is a 300-bit serial shift register, level translator, and high voltage buffered driver. The shift register is seeded by the CE1, CE2, R/L, SPV, and
|
Original
|
300-Output
MXEI2300
MXEI2300
300-bit
PB-MXEI2300-R01
|
PDF
|
MXEI2240
Abstract: epaper DS-MXEI2240
Text: MXEI2240 240-Output ePaper Gate Driver Features Description • • • • • • The MXEI2240 is a 240-bit serial shift register, level translator, and high-voltage buffered driver. The shift register is seeded by the CE1, CE2, R/L, SPV, and CKV inputs.
|
Original
|
MXEI2240
240-Output
MXEI2240
240-bit
DS-MXEI2240-8/6/09
epaper
DS-MXEI2240
|
PDF
|
CC2531F256
Abstract: tv remote jammer tv remote control jammer CC2531 CFR47 QFN40 CC2531F256RHAT iar 8051 examples CC2531 Examples cc2531* RFID uart UART software uart USB2005
Text: CC2531F128, CC2531F256 www.ti.com SWRS086A – SEPTEMBER 2009 – REVISED JUNE 2010 A USB-Enabled System-On-Chip Solution for 2.4-GHz IEEE 802.15.4 and ZigBee Applications Check for Samples: CC2531F128, CC2531F256 FEATURES 1 • RF/Layout – 2.4-GHz IEEE 802.15.4 Compliant RF
|
Original
|
CC2531F128,
CC2531F256
SWRS086A
QFN40
CFR47
STD-T-66
CC2531F256
tv remote jammer
tv remote control jammer
CC2531
CC2531F256RHAT
iar 8051 examples CC2531
Examples cc2531* RFID uart UART software uart
USB2005
|
PDF
|
ADF4350
Abstract: ADF4351 ADF4350BCPZ ADF4350BCPZ-RL7 SW 5189 C EVAL-ADF4350EB2Z ADSP-BF527 DB31 E5052A GSM900
Text: Wideband Synthesizer with Integrated VCO ADF4350 FEATURES GENERAL DESCRIPTION Output frequency range: 137.5 MHz to 4400 MHz Fractional-N synthesizer and integer-N synthesizer Low phase noise VCO Programmable divide-by-1/-2/-4/-8/-16 output Typical rms jitter: <0.4 ps rms
|
Original
|
ADF4350
divide-by-1/-2/-4/-8/-16
ADF4350
32-Lead
CP-32-2
ADF4351
ADF4350BCPZ
ADF4350BCPZ-RL7
SW 5189 C
EVAL-ADF4350EB2Z
ADSP-BF527
DB31
E5052A
GSM900
|
PDF
|
JESD94
Abstract: No abstract text available
Text: S25FL116K 16-Mbit 2-Mbyte CMOS 3.0-Volt Flash Non-Volatile Memory Serial Peripheral Interface (SPI) with Multi-I/O and Industrial Temperature Data Sheet (Preliminary) S25FL116K Cover Sheet Notice to Readers: This document states the current technical specifications regarding the Spansion
|
Original
|
S25FL116K
16-Mbit
S25FL116K
JESD94
|
PDF
|
S25FL116K
Abstract: No abstract text available
Text: S25FL116K 16-Mbit 2-Mbyte CMOS 3.0-Volt Flash Non-Volatile Memory Serial Peripheral Interface (SPI) with Multi-I/O and Industrial Temperature Data Sheet (Advance Information) S25FL116K Cover Sheet Notice to Readers: This document states the current technical specifications regarding the Spansion
|
Original
|
S25FL116K
16-Mbit
S25FL116K
|
PDF
|
JESD216
Abstract: No abstract text available
Text: S25FL116K 16-Mbit 2-Mbyte CMOS 3.0-Volt Flash Non-Volatile Memory Serial Peripheral Interface (SPI) with Multi-I/O and Industrial and Automotive Temperature Data Sheet (Preliminary) S25FL116K Cover Sheet Notice to Readers: This document states the current technical specifications regarding the Spansion
|
Original
|
S25FL116K
16-Mbit
S25FL116K
JESD216
|
PDF
|
BOSCH ME 7.8.8
Abstract: No abstract text available
Text: Freescale Semiconductor MPC5604BCRM Rev. 8.2, 09/2013 MPC5604B/C Microcontroller Reference Manual This is the MPC5604B/C Reference Manual set consisting of the following files: • MPC5604B/C Reference Manual Addendum MPC5604B/CRMAD , Rev. 2 • MPC5604B/C Reference Manual (MPC5604B/CRM), Rev. 8
|
Original
|
MPC5604BCRM
MPC5604B/C
MPC5604B/CRMAD)
MPC5604B/CRM)
MPC5604BRMAD
BOSCH ME 7.8.8
|
PDF
|
TDS714L
Abstract: modulator 26MHz AD8302 spur spur free fractional PLL pong VCO190-1843T ADF4193 DCS1800 GSM900 TRANSISTOR SDM M6
Text: Low Phase Noise, Fast Settling PLL Frequency Synthesizer ADF4193 FEATURES GENERAL DESCRIPTION New, fast settling, fractional-N PLL architecture Single PLL replaces ping-pong synthesizers Frequency hop across GSM band in 5 s with phase settled by 20 μs 0.5° rms phase error at 2 GHz RF output
|
Original
|
ADF4193
ADF4193
CP-32-3)
ADF4193BCPZ
ADF4193BCPZ-RL1
ADF4193BCPZ-RL71
EVAL-ADF4193EB1
EVAL-ADF4193EB2
32-Lead
TDS714L
modulator 26MHz
AD8302
spur
spur free fractional PLL pong
VCO190-1843T
DCS1800
GSM900
TRANSISTOR SDM M6
|
PDF
|
sandisk "SMART COMMAND"
Abstract: IRIG 106 SANDISK ssd EIA-720 IRIG-106 IRIG 106 chapter 10 128GB Nand flash P-5239-26 SANDISK Firmware ssd
Text: SSD Formerly FFD Serial ATA 2.5" Product Specification and User Manual August 2007 42-PS-0605-00 Rev. 1.3 SSD (Formerly FFD) Serial ATA 2.5" DOCUMENT CONTROL INFORMATION DCO No.: Title Issued by: Name SSD Product Manager Guy Freikorn Date August 2007 REVISION HISTORY
|
Original
|
42-PS-0605-00
42-PS-0605-00
sandisk "SMART COMMAND"
IRIG 106
SANDISK ssd
EIA-720
IRIG-106
IRIG 106 chapter 10
128GB Nand flash
P-5239-26
SANDISK
Firmware ssd
|
PDF
|
|
|
vhdl code for pseudo random sequence generator in
Abstract: vhdl code for pseudo random sequence generator am transmitter and receiver circuit diagram 802.3 CRC32 implement 16-bit CRC in transmitter and receiver vhdl code for 7 bit pseudo random sequence generator vhdl code for ethernet mac spartan 3 "network interface cards" deference between slot socket CRC-32
Text: Fast Ethernet Media Access Controller Transmitter and Receiver Cores July 23, 1998 C ooreEl MicroSystems CoreEl MicroSystems 46750 Fremont Blvd., Suite 208 Fremont, CA 94538 USA Phone: +1 510-770-2277 Fax: +1 510-770-2288 E-mail: [email protected] URL: www.coreel.com
|
Original
|
16-bit
vhdl code for pseudo random sequence generator in
vhdl code for pseudo random sequence generator
am transmitter and receiver circuit diagram
802.3 CRC32
implement 16-bit CRC in transmitter and receiver
vhdl code for 7 bit pseudo random sequence generator
vhdl code for ethernet mac spartan 3
"network interface cards"
deference between slot socket
CRC-32
|
PDF
|
usb 20
Abstract: jim Williams 5401B INCOMING RAW MATERIAL INSPECTION ha 71741 VHDL CODE FOR PID CONTROLLERS usb trackball mouse transistor NEC D 882 p compaq 7500 nec d 882 p datasheet
Text: Universal Serial Bus Specification Compaq Hewlett-Packard Intel Lucent Microsoft NEC Philips Revision 2.0 April 27, 2000 Universal Serial Bus Specification Revision 2.0 Scope of this Revision The 2.0 revision of the specification is intended for product design. Every attempt has been made to ensure a
|
Original
|
|
PDF
|
L9657
Abstract: S10604
Text: 2007 Vol.2 E x h i b i t i o n s NEWS 2007 Vol.2 NEWS Belgium / Denmark / France / Germany / Italy / Netherlands / North Europe & CIS / November Vision 2007 Stuttgart / Germany UKAEA (Oxford / UK) Productronica 2007 (Munich / Germany) 35th Scottish Microscopy Symposium
|
Original
|
SE-17141
52/1A
RU-113054
L9657
S10604
|
PDF
|
F6C30
Abstract: adf4351 4093 oscillator ADF4351BCPZ ADuC70xx frequency synthesizer for LTE Applications EVAL-ADF4351EB1Z DECT base station schematic CATV Wideband Transformer Splitter ep core _type transformer
Text: Wideband Synthesizer with Integrated VCO ADF4351 Data Sheet FEATURES GENERAL DESCRIPTION Output frequency range: 35 MHz to 4400 MHz Fractional-N synthesizer and integer-N synthesizer Low phase noise VCO Programmable divide-by-1/-2/-4/-8/-16/-32/-64 output
|
Original
|
divide-by-1/-2/-4/-8/-16/-32/-64
ADF4351
ADF4351
MO-220-VHHD-2
32-Lead
CP-32-2)
ADF4351BCPZ
ADF4351BCPZ-RL7
EVAL-ADF4351EB1Z
F6C30
4093 oscillator
ADuC70xx
frequency synthesizer for LTE Applications
EVAL-ADF4351EB1Z
DECT base station schematic
CATV Wideband Transformer Splitter
ep core _type transformer
|
PDF
|
C28J60
Abstract: PIN DIAGRAM OF RJ45 to enc28j60 ENC28j60-i enc28j60 application note enc28j60 spi example codes internal eht pin diagram
Text: ENC28J60 Stand-Alone Ethernet Controller with SPI Interface Ethernet Controller Features Operational • • • • • • • • • • 28-Pin SPDIP, SSOP, SOIC 8-Kbyte Transmit/Receive Packet Dual Port SRAM Configurable Transmit/Receive Buffer Size Hardware Managed Circular Receive FIFO
|
Original
|
ENC28J60
10/100/1000Base-T
10Base-T
DS39662D-page
C28J60
PIN DIAGRAM OF RJ45 to enc28j60
ENC28j60-i
enc28j60 application note
enc28j60 spi example codes
internal eht pin diagram
|
PDF
|
Untitled
Abstract: No abstract text available
Text: NOIV1SN1300A, NOIV2SN1300A VITA 1300 1.3 Megapixel 150 FPS Global Shutter CMOS Image Sensor http://onsemi.com Features • • • • • • • • • • • • • • • • • • • • • • SXGA: 1280 x 1024 Active Pixels 4.8 mm x 4.8 mm Pixel Size
|
Original
|
NOIV1SN1300A,
NOIV2SN1300A
10-bit
NOIV1SN1300A/D
|
PDF
|
line diagram for hp dv6 dc power connector
Abstract: LXT9785EHC ss smii LXT9785 aui isolation transformer bob smith termination LXT9785BC MAC data and non-data symbols 249241 sl r7
Text: LXT9785/LXT9785E Advanced 10/100 8-Port Transceivers Datasheet The LXT9785 and LXT9785E are 8-port Fast Ethernet PHY Transceivers that support IEEE 802.3 physical layer applications at 10 Mbps and 100 Mbps. These devices provide both Serial/ Source Synchronous Serial Media Independent Interfaces SMII/SS-SMII and Reduced Media
|
Original
|
LXT9785/LXT9785E
LXT9785
LXT9785E
line diagram for hp dv6 dc power connector
LXT9785EHC
ss smii
aui isolation transformer
bob smith termination
LXT9785BC
MAC data and non-data symbols
249241
sl r7
|
PDF
|
AT90SCR100
Abstract: UCSE2 AES256 AT90SCR100LS complete details of mil std 1553 decoder ISO-7816-12 ISO7816-12 At90scr Programming Bootloader at90scr100 sn7 357
Text: General Features • High Performance, Low Power AVR 8-Bit Microcontroller • Advanced RISC Architecture • • • • – 132 Powerful Instructions - Most Single Clock Cycle Execution – 32 x 8 General Purpose Working Registers – Up to 16MIPS Throughput at 16Mhz
|
Original
|
16MIPS
16Mhz
TPR0327AY
30Jan09
AT90SCR100
UCSE2
AES256
AT90SCR100LS
complete details of mil std 1553 decoder
ISO-7816-12
ISO7816-12
At90scr
Programming Bootloader at90scr100
sn7 357
|
PDF
|
7011FI-1
Abstract: Voice encryption
Text: CMX7011 CML Microcircuits Digital Voice Processor COMMUNICATION SEMICONDUCTORS DATASHEET D/7011_FI1.x/4 October 2012 Advance Information 7011FI-1.x: Digital Voice Encryption for Analogue Radio Systems Features Applications • Digital voice security on analogue PMR channels
|
Original
|
CMX7011
D/7011
7011FI-1
5kHz/25kHz)
Voice encryption
|
PDF
|
magnetic reed switch
Abstract: No abstract text available
Text: WirelessUSB N:1 DVK Quick Start Guide 5. Software Operation 1. After selecting the COM port, the software will automatically attempt to initiate communication with the Hub. a. If the communication is successful, the Connect button will change to Connected.
|
Original
|
|
PDF
|