cdfp4-f16
Abstract: smd transistor 2Q transistor 2Cp smd 5962F9863201V9A 5962F9863201VCC 5962F9863201VXC ACS109HMSR-03 ACS109MS ACS109D
Text: ACS109MS Data Sheet Radiation Hardened Dual J-K Flip-Flop with Set and Reset The Radiation Hardened ACS109MS is a Dual J-K FlipFlop with Set and Reset. These Flip-Flops have independent J, K, Set, Reset, and Clock inputs and Q and Q outputs. The outputs change state on the positive-going
|
Original
|
PDF
|
ACS109MS
ACS109MS
cdfp4-f16
smd transistor 2Q
transistor 2Cp smd
5962F9863201V9A
5962F9863201VCC
5962F9863201VXC
ACS109HMSR-03
ACS109D
|
74ABT845
Abstract: 74ABT845DB 74ABT845N 74ABT845PW
Text: INTEGRATED CIRCUITS 74ABT845 8-bit bus interface latch with set and reset 3-State Product data Supersedes data of 1995 Sep 06 Philips Semiconductors 2002 Dec 17 Philips Semiconductors Product data 8-bit bus interface latch with set and reset (3-State) FEATURES
|
Original
|
PDF
|
74ABT845
74ABT845
74ABT845DB
74ABT845N
74ABT845PW
|
Untitled
Abstract: No abstract text available
Text: INTEGRATED CIRCUITS 74ABT843 9-bit interface latch with set and reset 3-State Product specification Supersedes data of 1995 Sep 06 IC23 Data Handbook Philips Semiconductors 1998 Jan 16 Philips Semiconductors Product specification 9-bit bus interface latch with set and reset
|
Original
|
PDF
|
74ABT843
74ABT843
|
74ABT843
Abstract: 74ABT843PW 74ABT843 application notes
Text: INTEGRATED CIRCUITS 74ABT843 9-bit interface latch with set and reset 3-State Product specification Supersedes data of 1995 Sep 06 IC23 Data Handbook Philips Semiconductors 1998 Jan 16 Philips Semiconductors Product specification 9-bit bus interface latch with set and reset
|
Original
|
PDF
|
74ABT843
74ABT843
74ABT843PW
74ABT843 application notes
|
Untitled
Abstract: No abstract text available
Text: Cell-Based IC Race Conditions • Overview clock/set race: clock and set signals change close together. Depending on the order of the change, the set is immediately replaced by the clocked data value, or vice versa. clock/reset race: clock and reset signals change close together. The effect is similar to the clock/set race.
|
Original
|
PDF
|
|
L279
Abstract: 54LS279 LS279
Text: MICROCIRCUIT DATA SHEET Original Creation Date: 04/13/98 Last Update Date: 07/17/98 Last Major Revision Date: 04/13/98 MNDM54LS279-X REV 1A0 QUAD SET-RESET LATCH General Description The 'LS279 consists of four individual and independent Set-Reset Latches with active low
|
Original
|
PDF
|
MNDM54LS279-X
LS279
M0002150
L279
54LS279
|
W16A
Abstract: 54279DMQB 54279FMQB C1995 DM74 DM74279 DM74279N J16A N16E
Text: 54279 DM74279 Quad Set-Reset Latch General Description This device contains four independent set-reset type flipflops with one Q output each Connection Diagram Dual-In-Line Package TL F 9785 – 1 Order Number 54279DMQB 54279FMQB or DM74279N NS Package Number J16A N16E or W16A
|
Original
|
PDF
|
DM74279
54279DMQB
54279FMQB
DM74279N
C1995m
W16A
C1995
DM74
DM74279N
J16A
N16E
|
smd transistor 2Q
Abstract: MNA423 74ALVC74 74ALVC74D 74ALVC74PW TSSOP14
Text: INTEGRATED CIRCUITS DATA SHEET 74ALVC74 Dual D-type flip-flop with set and reset; positive-edge trigger Product specification Supersedes data of 2002 Nov 15 2003 Jan 24 Philips Semiconductors Product specification Dual D-type flip-flop with set and reset;
|
Original
|
PDF
|
74ALVC74
74ALVC74
JESD8B/JESD36
SCA75
613508/02/pp20
smd transistor 2Q
MNA423
74ALVC74D
74ALVC74PW
TSSOP14
|
MNA423
Abstract: 74LVC74
Text: INTEGRATED CIRCUITS DATA SHEET 74ALVC74 Dual D-type flip-flop with set and reset; positive-edge trigger Product specification 2002 Nov 15 Philips Semiconductors Product specification Dual D-type flip-flop with set and reset; positive-edge trigger 74ALVC74
|
Original
|
PDF
|
74ALVC74
JESD8B/JESD36
EIA/JESD22-A114-A
EIA/JESD22-A115-A
SCA74
613508/01/pp20
MNA423
74LVC74
|
marking V74
Abstract: No abstract text available
Text: INTEGRATED CIRCUITS DATA SHEET 74LVC1G74 Single D-type flip-flop with set and reset; positive edge trigger Product specification 2004 Feb 02 Philips Semiconductors Product specification Single D-type flip-flop with set and reset; positive edge trigger 74LVC1G74
|
Original
|
PDF
|
74LVC1G74
JESD8B/JESD36
EIA/JESD22-A114-A
EIA/JESD22-A115-A
SCA76
R20/01/pp17
marking V74
|
MDB105
Abstract: sot762 footprint MNA423 74ALVC74 74ALVC74BQ 74ALVC74D 74ALVC74PW DHVQFN14 TSSOP14 2SD92
Text: INTEGRATED CIRCUITS DATA SHEET 74ALVC74 Dual D-type flip-flop with set and reset; positive-edge trigger Product specification Supersedes data of 2003 Jan 24 2003 May 26 Philips Semiconductors Product specification Dual D-type flip-flop with set and reset;
|
Original
|
PDF
|
74ALVC74
74ALVC74
JESD8B/JESD36
SCA75
613508/03/pp20
MDB105
sot762 footprint
MNA423
74ALVC74BQ
74ALVC74D
74ALVC74PW
DHVQFN14
TSSOP14
2SD92
|
MNA423
Abstract: No abstract text available
Text: INTEGRATED CIRCUITS DATA SHEET 74ALVC74 Dual D-type flip-flop with set and reset; positive-edge trigger Preliminary specification File under Integrated Circuits, IC24 2002 Apr 17 Philips Semiconductors Preliminary specification Dual D-type flip-flop with set and reset;
|
Original
|
PDF
|
74ALVC74
JESD8B/JESD36
MNA423
|
T flip flop IC
Abstract: Toggle flip flop IC T Flip-Flop D flip flop IC ECL D flip flop 12 V T flip flop IC R S Flip Flop Latch MC100ES6030 MC100ES6030DW MC100ES6030DWR2
Text: MOTOROLA Freescale Semiconductor, Inc. SEMICONDUCTOR TECHNICAL DATA Order Number: MC100ES6030 Rev 0, 10/2003 DATA SHEET Preliminary Information 2.5/3.3V ECL DTriple D with Flip- Flop 2.5/3.3V ECL Triple Flip-Flop Set and Reset with Set and Reset MC100ES6030
|
Original
|
PDF
|
MC100ES6030
MC100ES6030
20-LEAD
199707558G
T flip flop IC
Toggle flip flop IC
T Flip-Flop
D flip flop IC
ECL D flip flop
12 V T flip flop IC
R S Flip Flop Latch
MC100ES6030DW
MC100ES6030DWR2
|
386SL
Abstract: 82360SL 82C206 chipset 82c206 DT-26S 82360 DS-VT-200 CHIPS TECHNOLOGIES 768KHZ DS1632
Text: APPLICATION NOTE 64 Application Note 64 DS1632 PC Chipset Power Fail and Reset Controller PUSHBUTTON 5V PF, PF DS1632 NMI 32.768 kHz VCCO MICROPROCESSOR VBAT RESET, RESET TOL RD RESET, RESET VCC OSC CHIP SET LB, LB 020698 1/7 APPLICATION NOTE 64 PIN CONFIGURATION
|
Original
|
PDF
|
DS1632
DS1632
82C206
82C206.
82C206,
386SL
82360SL
chipset 82c206
DT-26S
82360
DS-VT-200
CHIPS TECHNOLOGIES
768KHZ
|
|
Untitled
Abstract: No abstract text available
Text: AVG Semiconductors DDi Technical Data Quad SET-RESET Latch This device consists of four independent set-reset input latches. Two latches have two separate set inputs whereas the other two have one set and one reset. • AVG’s LS operates over extended Vcc from 4.5 to 5.5 V
|
OCR Scan
|
PDF
|
AVG-003
DV74LS279
DV74ALS279
AVG-004
ALS279
LS279
DV74LS279,
|
Untitled
Abstract: No abstract text available
Text: LS TTL DN74LS Series DN74LS196 DN74LSÌ96 ìW4LSiq^ 30MHz Settable Decade Counters / Latches • Description P-1 DN74LS196 is an asynchronous decade counter with directcoupled reset input and set input. ■ Features • Direct-coupled reset input and asynchronous set input
|
OCR Scan
|
PDF
|
DN74LS
DN74LS196
DN74LSÃ
30MHz
DN74LS196
40MHz
14-pin
S0-14D)
|
Untitled
Abstract: No abstract text available
Text: AVG Semiconductors DDr Technical Data Available Q2, 1995 DV74HC279 DV74HCT279 Quad Set-Reset Latch This device consists of four independent set-reset input latches. Each latch has its normal output available. Two latches have two seperate sets available. •
|
OCR Scan
|
PDF
|
DV74HC279
DV74HCT279
AVG-003
AVG-004
DV74HC279,
1-800-AVG-SEMI
|
t74ls279b1
Abstract: T74LS279 truth table NOT gate 74 T54LS279D2 Scans-0011840
Text: T54LS279 T74LS279 QUAD SET-RESET LATCH DESCRIPTION The T54LS279/T74LS279 is a high speed QUAD SET-RESET LACTH fabricated in LOW POWER SCHOTTKY TECHNOLOGY. 1 B1 Plastic Package D1/D2 Ceramic Package *«✓ Ml Micro Package C1 Plastic Chip Carrier ORDERING NUMBERS:
|
OCR Scan
|
PDF
|
T54LS279
T74LS279
T54LS279/T74LS279
T74LS279
t74ls279b1
truth table NOT gate 74
T54LS279D2
Scans-0011840
|
Untitled
Abstract: No abstract text available
Text: National Semiconductor June 1989 54279/DM74279 Quad Set-Reset Latch General Description This device contains four independent set-reset type flipflops with one Q output each. Connection Diagram Dual-ln-Line Package TL/F/9785-1 Order Number 54279DMQB, 54279FMQB or DM74279N
|
OCR Scan
|
PDF
|
54279/DM74279
TL/F/9785-1
54279DMQB,
54279FMQB
DM74279N
|
54279DM
Abstract: 54279FMQB DM74 DM74279 DM74279N J16A N16E W16A orW16A H 51
Text: National Juâ Semiconductor 54279/DM74279 Quad Set-Reset Latch General Description This device contains four independent set-reset type flipflops with one Q output each. Connection Diagram Dual-In-Line Package TL/F/9785-1 Order Number 54279DMQB, 54279FMQB or DM74279N
|
OCR Scan
|
PDF
|
54279/DM74279
TL/F/9785-1
54279DMÃ
54279FMQB
DM74279N
54/DM74
54279DM
DM74
DM74279
J16A
N16E
W16A
orW16A
H 51
|
Untitled
Abstract: No abstract text available
Text: LS TTL DN74LS Series DN74LS197 DN74LS197 30M Hz Settable Binary Counters / Latches • Description DN74LS197 is an asynchronous hexadecimal 4-bit binary counter with direct-coupled reset input and set input. • • • • Features Direct-coupled reset input and asynchronous set input
|
OCR Scan
|
PDF
|
DN74LS
DN74LS197
DN74LS197
14-pin
SO-14D)
|
Untitled
Abstract: No abstract text available
Text: June 1989 Semiconductor 54279/DM74279 Quad Set-Reset Latch General Description This device contains four independent set-reset type flipflops with one Q output each. Connection Diagram Dual-In-Line Package T L /F /9 7 8 5 -1 Order Number 54279DMQB, 54279FMQB or DM74279N
|
OCR Scan
|
PDF
|
54279/DM74279
54279DMQB,
54279FMQB
DM74279N
|
Untitled
Abstract: No abstract text available
Text: 279 ZWANational ÆÜ Semiconductor 54279/DM74279 Quad Set-Reset Latch General Description This device contains four independent set-reset type flipflops with one Q output each. Connection Diagram Dual-ln-Llne Package T L /F /9 7 8 5 -1 Order Number 542790MQB, 54279FMQB or DM74279N
|
OCR Scan
|
PDF
|
54279/DM74279
542790MQB,
54279FMQB
DM74279N
54/DM74
|
54279DMQB
Abstract: 54279FMQB DM74 DM74279 DM74279N J16A N16E W16A
Text: . June 1989 54279/DM74279 Quad Set-Reset Latch General Description This device contains four independent set-reset type flip flops with one Q output each. Connection Diagram Dual-In-Line Package T L /F /9 7 8 5 -1 Order Number 54279DMQB, 54279FMQB or DM74279N
|
OCR Scan
|
PDF
|
54279/DM74279
TL/F/9785-1
54279DMQB,
54279FMQB
DM74279N
54279DMQB
DM74
DM74279
J16A
N16E
W16A
|